Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2001-01-24
2002-04-16
Chin, Stephen (Department: 2634)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C714S769000
Reexamination Certificate
active
06373906
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to data detection methods and apparatus for generalized partial-response channels in a direct access storage device, and more particularly, relates to a general methodology and apparatus for implementing high-speed and area efficient architectures for Viterbi detection of generalized partial response signals using transformed metrics, such as the partial matched filter branch metrics and the matched filter branch metrics and including two-way add/compare/select for improved channel speed.
DESCRIPTION OF THE RELATED ART
Partial-response signaling with maximum-likelihood sequence detection techniques are known for digital data communication and recording applications. U.S. Pat. No. 5,619,539 discloses data detection methods and apparatus for a direct access storage device including an 8-state extended partial-response class 4 (EPR4) trellis with modified branch metrics based upon heuristics so that the number of nonzero trellis branch constants is reduced.
U.S. Pat. No. 5,430,744 discloses a Viterbi decoder having a recursive processor modified to process each node in a trellis of a partial-response coded signal via heuristics to shift the branch metric additions over the node to effectuate compare, select, add operation order on the predecessor survivor metrics terminating in that node, to compare the metrics of the predecessor sequences terminating in the node, to select a survivor sequence, and to add the shifted branch metrics to the metric of the selected survivor sequence.
A need exists for a methodology for implementing high-speed and area efficient architectures for Viterbi detection of generalized partial-response signals. It is desirable to provide a general methodology and apparatus for implementing high-speed and area efficient architectures for Viterbi detection of generalized partial response signals using partial matched filter branch metrics and matched filter branch metrics.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide a methodology for implementing high-speed and area efficient architectures for Viterbi detection of generalized partial response signals including two-way add/compare/select for improved channel speed. Other important objects of the present invention are to provide Viterbi detectors for generalized partial response signals including two-way add/compare/select for improved channel speed substantially without negative effect and that overcome many of the disadvantages of prior art arrangements.
In brief, apparatus is provided for implementing high-speed and area efficient architectures for Viterbi detection of generalized partial response signals including two-way add/compare/select for improved channel speed. The two-way add/compare/select includes a two-way compare for comparing first and second state metric input values and a pair of two-way adds in parallel with the two-way compare for respectively adding the first and second state metric input values with a second input value.
In accordance with features of the invention, the second input value includes a time varying term or a constant term. The time varying terms are expressed as outputs Z
n
of a partial matched filter or as outputs W
n
of a matched filter. A multiplexer is coupled to the pair of two-way adds, the multiplexer receiving a selectable input controlled by the two-way compare. A pair of shifts coupled between the pair of two-way adds and the multiplexer receive a shift control input for providing metric bounding to avoid underflow. The two-way compare for comparing first and second state metric input values can include a hard shift for providing an add for the first state metric input value and then a compare between a resultant first state metric input value and the second state metric input value.
REFERENCES:
patent: 5257272 (1993-10-01), Fredrickson
patent: 5327440 (1994-07-01), Fredrickson et al.
patent: 5430744 (1995-07-01), Fettweis et al.
patent: 5619539 (1997-04-01), Coker et al.
patent: 6097769 (2000-08-01), Sayiner et al.
patent: 6104766 (2000-08-01), Coker et al.
patent: 6212661 (2001-04-01), Rub et al.
T. Conway; Implementation of high speed Viterbi detectors, I.E.E.E. Nov. 25, 1999, vol. 35 No. 24, pp. 20892090.*
“Reduced-Complexity Viterbi Detector Architectures for Partial Response Signalling” by Fettweis et al., IEEE Globecom 1995 pp. 559-563.
“Adapative Maximum-Likelihood Receiver for Carrier-Modulated Data-Transmission” by Gottfried Ungerboeck, IEEE Transactions on Communications, May 1974, pp. 624-636.
Cideciyan Roy Daron
Coker Jonathan Darrel
Eleftheriou Evangelos S.
Galbraith Richard Leo
Haar Allen Prescott
Al-Beshrawi Tony
Chin Stephen
Pennington Joan
LandOfFree
Method and apparatus for Viterbi detection of generalized... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for Viterbi detection of generalized..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for Viterbi detection of generalized... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2891775