Excavating
Patent
1997-12-09
1999-03-02
Nguyen, Hoa T.
Excavating
371 2236, G01R 3128
Patent
active
058780556
ABSTRACT:
A method and apparatus are provided for efficiently verifying an on-chip single phase clocking system including testing for latch early mode. A variable delay clock circuit is provided for generating a plurality of delayed clock signals. A delay control register is selectively coupled to the variable delay clock circuit for controlling a delay value of each of the plurality of delayed clock signals. A scan control logic is coupled to the variable delay clock circuit for controlling an operational mode of the variable delay clock circuit. A plurality of latches having a clock input and a data input are coupled to the variable delay clock circuit. Each latch receives a respective one of the generated plurality of delayed clock signals and a data input signal is applied to the data input of a first one of the plurality of latches. The plurality of latches are connected in a chain with a respective latch output connected to a data input of a next latch and a last latch output of the plurality of latches provides an output data signal.
REFERENCES:
patent: 4802168 (1989-01-01), Yamanoi et al.
patent: 5175447 (1992-12-01), Kawasaki et al.
patent: 5654659 (1997-08-01), Asada
International Business Machines - Corporation
Nguyen Hoa T.
Pennington Joan
LandOfFree
Method and apparatus for verifying a single phase clocking syste does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for verifying a single phase clocking syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for verifying a single phase clocking syste will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-429377