Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-03-07
2006-03-07
Pham, Chi (Department: 2667)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S230000, C370S360000
Reexamination Certificate
active
07009976
ABSTRACT:
Methods and apparatus are disclosed for using barrier phases to synchronize processes and components in a packet switching system, including, for example, but not limited to the use of barrier phases in the coordinated timing of the sending of information (e.g., flow control information) within a packet switching system, and the use of barrier phases in a packet sequence number windowing protocol. In one implementation, elements are assigned to one of multiple ordered sets of a barrier groups, wherein each element of a barrier group must be set to a common barrier state before any element of a next a barrier group can switch to a next barrier state, and once all elements of a particular barrier group switch to a new barrier state, all the elements of the next barrier group begin to switch to the next barrier state.
REFERENCES:
patent: 4491945 (1985-01-01), Turner
patent: 4494230 (1985-01-01), Turner
patent: 4630260 (1986-12-01), Toy et al.
patent: 4734907 (1988-03-01), Turner
patent: 4829227 (1989-05-01), Turner
patent: 4849968 (1989-07-01), Turner
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 4901309 (1990-02-01), Turner
patent: 5127000 (1992-06-01), Henrion
patent: 5173897 (1992-12-01), Schrodi et al.
patent: 5179551 (1993-01-01), Turner
patent: 5179556 (1993-01-01), Turner
patent: 5229991 (1993-07-01), Turner
patent: 5253251 (1993-10-01), Aramaki
patent: 5260935 (1993-11-01), Turner
patent: 5339311 (1994-08-01), Turner
patent: 5396491 (1995-03-01), Newman
patent: 5402415 (1995-03-01), Turner
patent: 5463620 (1995-10-01), Sriram
patent: 5838677 (1998-11-01), Kozaki et al.
patent: 5842040 (1998-11-01), Hughes et al.
patent: 6061345 (2000-05-01), Hahn et al.
patent: 6285679 (2001-09-01), Dally et al.
patent: 6418477 (2002-07-01), Verma
patent: 6438137 (2002-08-01), Turner et al.
patent: 6532211 (2003-03-01), Rathonyi et al.
patent: 6654342 (2003-11-01), Dittia et al.
patent: 6638850 (2004-01-01), Dunning et al.
patent: 6735173 (2004-05-01), Lenoski et al.
patent: 6760307 (2004-07-01), Dunning et al.
patent: 6870831 (2005-03-01), Hughes et al.
patent: 6870838 (2005-03-01), Dally
patent: 2001/0033569 (2001-10-01), Dally
David A. Patterson & John L. Hennessy, “Computer Organization and Design: the Hardware/Software Interface,” 1998, Morgan Kaufmann Publisher, Inc., pp. 710-726 & G-1.
Jonathan S. Turner, “An Optimal Nonblocking Multicast Virtual Circuit Switch,” Jun. 1994, Proceedings of Infocom, 8 pages.
Chaney et al., “Design of a Gigabit ATM Switch,” Feb. 5, 1996, WUCS-96-07, Washington University, St. Louis, MO, 20 pages.
Turner et al., “System Architecture Document for Gigabit Switching Technology,” Aug. 27, 1998, Ver. 3.5, ARL-94-11, Washington University, St. Louis, MO, 110 pages.
U. S. Appl. No. 09/752,422, Dec. 21, 2000, Williams et al.
Dejanovic Thomas
Fingerhut John Andrew
Michelson Jonathan E.
Williams, Jr. John J.
Cisco Technology Inc.
Murphy Rhonda
Pham Chi
The Law Office of Kirk D. Williams
LandOfFree
Method and apparatus for using barrier phases to synchronize... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for using barrier phases to synchronize..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for using barrier phases to synchronize... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592950