Method and apparatus for unified simulation

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C703S013000, C703S014000, C703S019000, C703S021000, C703S022000

Reexamination Certificate

active

06993469

ABSTRACT:
A significant improvement over current methods for co-simulation of the hardware and software components of embedded digital system designs is provided. The present invention integrates the hardware and software components of a system design into a single unified simulation environment. The unified simulation environment and the various component models of the system design are created in a high level general purpose programming language. This allows inter-component communications and communications with the unified simulation environment to be carried out through the use of function calls, which significantly increases the overall simulation speed. Additionally, the unified simulation environment runs as a single process, which significantly improves debugging capabilities. Furthermore, the present invention employs a higher level of abstraction than conventional simulation environments and thereby significantly increases simulation speed while moving away from the detail saturated event driven simulations of the past.

REFERENCES:
patent: 5615357 (1997-03-01), Ball
patent: 5678028 (1997-10-01), Bershteyn et al.
patent: 5758123 (1998-05-01), Sano et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5991533 (1999-11-01), Sano et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6230114 (2001-05-01), Hellestrand et al.
patent: 6266630 (2001-07-01), Garcia-Sabiro et al.
patent: 6625572 (2003-09-01), Zemlyak et al.
patent: 0 772 140 (1997-05-01), None
patent: 0867 820 (1998-09-01), None
Hopes T. “Hardware/software co-verification, an IP vendors Viewpoint” Computer Design: VLSI in Computers and Processors, 1998. ICCD 98' Proceedings, Oct. 7, 1998, pp. 1-5.
Arnold S. Berger, “Applying Hardware/Software Co-Design to Systems-on-a-Chip”, IEEE 1998. pp. 22-28.
Guerra L., Fitzner J., Talukdar D., Schlager C., Tabbara B., Zivojnovic V., “Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification” ACM 1999, pp. 964-969.
Smith C., Frank G., Cuadrado J. “An Architechure Design and Assessment System for Software/Hardware Codesign” IEEE 1985, pp. 417-424.
Rajesh K. Gupta, Claudionor Nunes Coelho, Jr. Giovanni De Michell, “Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components”, ACM/IEEE, 1992, pp. 225-230.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for unified simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for unified simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for unified simulation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3548628

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.