Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-07-05
2005-07-05
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S017000
Reexamination Certificate
active
06915248
ABSTRACT:
Described is a method for validating a digital design using a simulation process. All possible design states of the design are divided into a plurality of validation regions. In the simulation-process, the method records and updates the simulation history for each of t he validation region. When a particular stimulus is specified by the designer to perform a step of simulation for a current state within one of the validation regions, the process determines simulation efficiency by examining the specified stimulus and the simulation history of the validation region. The method may transform the specified stimulus into a more interesting stimulus to improve the efficiency and coverage of the simulation process.
REFERENCES:
patent: 4745355 (1988-05-01), Eichelberger et al.
patent: 4761607 (1988-08-01), Shiragasawa et al.
patent: 4801870 (1989-01-01), Eichelberger et al.
patent: 4817093 (1989-03-01), Jacobs et al.
patent: 5323401 (1994-06-01), Maston
patent: 5638383 (1997-06-01), Wotzak et al.
patent: 5649164 (1997-07-01), Childs et al.
patent: 5650946 (1997-07-01), Trimberger
patent: 5794005 (1998-08-01), Steinman
patent: 5801938 (1998-09-01), Kalantery
patent: 5825785 (1998-10-01), Barry et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5920830 (1999-07-01), Hatfield et al.
patent: 5966306 (1999-10-01), Nodine et al.
patent: 6341262 (2002-01-01), Damani et al.
patent: 6510405 (2003-01-01), Gilbertson
Pitro Zafiropulo, Colin H. West, Harry Rudin, D.D. Cowan, and Daniel Brand (Apr. 1980) “Towards Analyzing and Synthesizing Protocols,”IEEE Transactions on Communications,28 (4).
A. Bouajjani, S. Bensalem, S. Graf, C. Loiseaux, and J. Sifakis (1993) “Property Preserving Abstractions for the Verification of Concurrent Systems,”Formal Methods in System Design,6(1):11-44.
J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, and L.J. Hwang (1990) “Symbolic Model Checking: 10°States and Beyond,”5thIEEE Symposium on Logic in Computer Science.
G.J. Holzmann (1995) “An Analysis of Bistate Hashing,”15thInternational Conference on Protocol Specification, Testing and Verification.
U. Stern and D.L. Dill (1995) “Improved Probabilistic Verification by Hash Compaction,”Advanced Research Working Conference on Correct Hardware Design and Verification Methods.
Aharon Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, Gil Shurek (1995) “Test Program Generation for Functional Verification of Power PC Processors in IBM,”32nd Design Automation Conference.
Elaine J. Weyuker and Bingchiang Jeng (Jul. 1991) “Analyzing Partition Testing Strategies,”IEEE Transactions on Software Engineering,vol. 17, No. 7, Jul. 1991.
Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Wolf-Dietrich Weber, Anoop Gupta, John Hennessy, Mark Horowitz, and Monica Lam (1992) “The Stanford DASH Multiprocessor,”Computer, 25(3).
A. Chandra, V. Iyengar, D. Jameson, R. Jawalekar, I Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal (1995) “AVPGEN—A Test Generator for Architecture Verification,”IEEE Transactions on VLSI Systems,vol. 3, No. 2.
“Spec-Based Verification,”Verisity Design, Inc.,(Jun. 1998).
S. Bose and A.L. Fisher (1989), “Verifying Pipelined Hardware Using Symbolic Logic Simulation,”International Conference on Computer Design: VLSI in Computers and Processors.
C. Han Yang and David L. Dill (1998), “Validation With Guided Search of the State Space,”35th Design Automation Conference.
Cadence Design Systems Inc.
Carpenter John W.
Phan Thai
Reed Smith LLP.
LandOfFree
Method and apparatus for transforming test stimulus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for transforming test stimulus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for transforming test stimulus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3374556