Excavating
Patent
1986-10-20
1988-05-17
Atkinson, Charles E.
Excavating
364200, G06F 1110
Patent
active
047456043
ABSTRACT:
In a data processing system in which two-level error correction is performed on variable length data being transferred between the host processor and the data storage device, the logical length of the data being transferred is computed during a fixed time gap with computation continuing after termination of the fixed time gap and commencement of the data transfer. The computation required for the logical length of the data field to accommodate two-level ECC is accomplished by first comparing the actual field length with a value predetermined by the subblock length of the two-level ECC. If the actual length is greater than the predetermined value, then a value equal to the subblock length plus first level ECC bytes is loaded into a counter which begins decrementing at the termination of the fixed time gap so as to synhronize by the byte-by-byte transfer of the data. As the data is being transferred the computation continues. When the computation has been completed, a value equal to the difference between the computed logical length and the subblock length plus first level ECC bytes is loaded into other counters which begin decrementing when the first counter reaches zero. In this manner transfer of the data is not interrupted. This permits two-level ECC to be incorporated into prior data processing systems which utilize a conventional track format with predetermined fixed time gaps, even though such fixed time gaps would otherwise be of insufficient duration to permit computation of the logical length required for two-level ECC.
REFERENCES:
patent: 3883847 (1975-05-01), Frank
patent: 4013997 (1977-03-01), Treadwell, III
patent: 4371949 (1983-02-01), Chu et al.
patent: 4525838 (1985-06-01), Patel
patent: 4688225 (1987-08-01), Fukami et al.
patent: 4706250 (1987-11-01), Patel
H. K. Chang et al., "Cyclic Memory Record Format Without Intrarecord Gaps", IBM Technical Disclosure Bulletin, vol. 19, No. 10, (Mar. 1977), pp. 3890-3891.
P. T. Burton, "Method for Enhancement of Correctability of Recording Data Errors in Computer Direct-Access Storage Devices", IBM Technical Disclosure Bulletin, vol. 24, No. 11B, (Apr. 1982), pp. 6213-6214.
J. S. Conzola et al., "Error Correction Without Speed Degradation", IBM Technical Disclosure Bulletin, vol. 10, No. 8, (Jan. 1968), p. 1275.
Patel Arvind M.
Wang David T.
Yu Wellington C.
Atkinson Charles E.
Berthold Thomas R.
International Business Machines - Corporation
LandOfFree
Method and apparatus for transferring data between a host proces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for transferring data between a host proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for transferring data between a host proces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1886409