Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2000-08-02
2003-04-01
Hoff, Marc S. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S120000, C702S119000, C702S122000, C702S184000, C714S724000, C714S725000, C714S734000
Reexamination Certificate
active
06542844
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to built-in test circuits implemented in field programmable gate arrays (FPGAs), and more specifically to a method and apparatus for tracing hardware states within an FPGA.
2. Description of the Related Art
Field Programmable Gate Arrays (FPGAs) provide flexibility in implementing logic designs by allowing reconfiguration of logical circuits via download of binary information. Recent developments in FPGA technology have led to the availability of FPGAs with over 100,000 gates or more within a single Integrated Circuit (IC) package.
FPGAs are frequently used in dedicated peripherals attached to computer systems, particularly in graphics applications, where their high speed and reconfigurability yield an advantage. For example, graphics display electronics and printer graphics electronics that convert bit-plane information into serial data streams have been implemented using the FPGA technology. Because microprocessors and microcontrollers are not efficient for the high-speed serialization/de-serialization of bitstreams, dedicated very-large-scale integrated (VLSI) circuits are used for this purpose. The VLSI circuits are typically gate arrays, having a mask that is designed once and never modified until another version of the VLSI circuit is designed and verified. VLSI circuits have a high non-recurring engineering (NRE) cost for mask design and production tooling. FPGAs provide an alternative solution having advantages including quick design and modification turn-around and reconfigurability.
Since the FPGA designs can be quickly modified during the design process and for version upgrades, and since alternate logic configurations may be supported, a method that matches the short design turn cycle (in many cases less than one hour) to the verification and debugging process would be desirable. It would also be desirable to allow for field debugging in cases where there may be a quick solution to a field site problem by modifying the logic, but no ready way to verify the low-level behavior of a new logic design in the field.
Due to the complexity of circuits that can be implemented in a present-day FPGA, there is a need to provide measurement of intermediate signals within the FPGA, but without using a significant number of an FPGA's Input/Output (I/O) pins from the FPGA.
Therefore, it would be desirable to provide a method and apparatus for tracing logic states within an FPGA, and further provide for field testing and design debugging of computer peripherals using FPGAs in their implementations.
SUMMARY OF THE INVENTION
The above-mentioned objectives are achieved in a method and apparatus for tracing hardware states within functional logic using dynamically reconfigurable test circuits. One or more sets of reconfigurable test circuits are used to make measurements for debugging and troubleshooting. A particular test circuit can be selected by a software tracing program and test information may be read from the test circuit by a microcontroller or microprocessor. This information can be synchronized with software trace information, providing a unified trace history of software and hardware. The test circuits may incorporate counters, event detectors, comparators and other miscellaneous test circuits that enable design engineers or field service personnel to determine more readily the cause of problems within the functional logic or software.
The above as well as additional objectives, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 4435759 (1984-03-01), Baum et al.
patent: 4847839 (1989-07-01), Hudson, Jr. et al.
patent: 5101151 (1992-03-01), Beaufils et al.
patent: 5384275 (1995-01-01), Sakashita
patent: 5475624 (1995-12-01), West
patent: 5497498 (1996-03-01), Taylor
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5613061 (1997-03-01), Taylor
patent: 5640107 (1997-06-01), Kruse
patent: 5654650 (1997-08-01), Gissel
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5706300 (1998-01-01), Wedel
patent: 5812414 (1998-09-01), Butts et al.
patent: 5835751 (1998-11-01), Chen et al.
patent: 5844917 (1998-12-01), Salem et al.
patent: 5946219 (1999-08-01), Mason et al.
patent: 5963735 (1999-10-01), Sample et al.
patent: 5978862 (1999-11-01), Kou et al.
patent: 6003150 (1999-12-01), Stroud et al.
patent: 6016563 (2000-01-01), Fleisher
patent: 6026226 (2000-02-01), Heile et al.
patent: 6286114 (2001-09-01), Veenstra et al.
Rosenberg, Joel, “Reconfigurable FPGA's Dual Role: In-System Test and System Level Logic,” Northcon 94 Conference Record, Oct. 11-13, 1994, pp 226-229.
Bracewell & Patterson LLP
Desta Elias
Hoff Marc S.
International Business Machines - Corporation
Reid Scott W.
LandOfFree
Method and apparatus for tracing hardware states using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for tracing hardware states using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for tracing hardware states using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3034098