Semiconductor device manufacturing: process – Making device array and selectively interconnecting – With electrical circuit layout
Reexamination Certificate
2005-03-29
2005-03-29
Picardat, Kevin M. (Department: 2822)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
With electrical circuit layout
C438S128000, C438S014000, C716S030000
Reexamination Certificate
active
06872601
ABSTRACT:
Described is a method of converting one representation of a circuit into another. For example, a first network representation adapted for use with an FPGA can be converted into a second network representation adapted for use in a mask-programmable gate array. The method begins with accessing the first network representation, such as a netlist, and identifying signal paths that might be sensitive to race conditions. Representations of delay elements are then inserted into each sensitive signal path. The timing of the modified network representation is then modeled by calculating the delays associated with each signal path. Any differences in the modeled delay values are minimized by modifying one or more of the inserted delay-element representations. In one embodiment, the inserted delay-element representations include stopper cells that maintain the nets to and/or from the delay-element representations. Delay-element representations can therefore be modified without altering the circuit timing of related net segments.
REFERENCES:
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5095352 (1992-03-01), Noda et al.
patent: 5469003 (1995-11-01), Kean
patent: 5523984 (1996-06-01), Sato et al.
patent: 5726903 (1998-03-01), Kerzman et al.
patent: 5815405 (1998-09-01), Baxter
patent: 5856927 (1999-01-01), Greidinger et al.
patent: 5861761 (1999-01-01), Kean
patent: 5870313 (1999-02-01), Boyle et al.
patent: 5903461 (1999-05-01), Rostoker et al.
patent: 5914887 (1999-06-01), Scepanovic et al.
patent: 6133053 (2000-10-01), Wright et al.
patent: 6155725 (2000-12-01), Scepanovic et al.
patent: 6197620 (2001-03-01), Merritt
patent: 6233722 (2001-05-01), LaBerge
patent: 6308309 (2001-10-01), Gan et al.
patent: 6442739 (2002-08-01), Palermo et al.
patent: 6496035 (2002-12-01), Jensen et al.
patent: 6523161 (2003-02-01), Gopalakrishnan et al.
patent: 410074840 (1998-03-01), None
Baxter Glenn A.
Gan Andy H.
Behiel Arthur Joseph
Picardat Kevin M.
Xilinx , Inc.
LandOfFree
Method and apparatus for timing management in a converted... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for timing management in a converted..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for timing management in a converted... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3434840