Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1998-09-16
2003-03-25
Hsu, Alpus H. (Department: 2665)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S537000
Reexamination Certificate
active
06539034
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method and an apparatus for time-division multiplexing and demultiplexing of signals used in a digital transmission system, and more particularly to a method and an apparatus for time-division multiplexing and demultiplexing of signals, as well as a method and an apparatus for time-division demultiplexing of signals performed in a plurality of steps.
2. Description of the Related Art
In a digital transmission system, time-division multiplexing (TDM) technology has been widely used for transmitting a plurality of digital signals. For realizing the TDM system, it is indispensable to install a time-division multiplexer on a transmitter side, and a time-division demultiplexer on a receiver side. The time-division multiplexer multiplexes input digital signals, each having the same transmission rate. The time-division demultiplexer, on the other hand, demultiplexes the received multiplexed signal to restore the original digital signals.
FIG. 8
shows a conventionally used time-division multiplexing/demultiplexing apparatus. In this figure, the time-division multiplexing factor is assumed to be 16. A 16:1 time-division multiplexer
3
receives 15 digital input signals Si
1
through Si
15
. One of the input signal, Si
0
, is inputted to the remaining input terminal
0
of the time-division multiplexer
3
, after being inverted by an inverter
4
. This inverted signal input is used as a frame synchronization signal, indicating the start position of each frame. The multiplexed signal Smpx is output on a transmission line
10
.
On a receiver side, a 1:16 time-division demultiplexer
5
demultiplexes the time-division multiplexed signal Smpx supplied via a transmission line to produce 16 time-division demultiplexed signals So
1
-
0
to So
1
-
15
and outputs those signals.
A bit rotator circuit
7
rotates spatial orders of digital input signals So
1
-
0
to So
1
-
15
read from the 1:16 time-division demultiplexer
5
, according to the applied clock signal CLK. Each time a clock pulse of the CLK is supplied from a frame synchronizing circuit
9
to be described later, the bit rotator circuit
7
rotates the order of the time-division separated signals So
1
-
0
to So
1
-
15
, i.e., each input signal moves to the next adjacent output position. The permuted signals are outputted as output signals So
1
through So
15
.
The frame synchronizing circuit
9
monitors the output from the bit rotator circuit
7
and transmits a control signal to the bit rotator circuit
7
to thereby synchronize frames of the 16:1 time-division multiplexer
3
and the 1:16 time-division demultiplexer
5
. For monitoring the synchronization status, two outputs, So
0
and So
1
, are supplied for the frame synchronizing circuit
9
. Once the synchronization is established, signal So
0
is always the inverted signal of So
1
for every bit. On the other hand, when the synchronization is not established, So
0
often coincides with So
1
. Therefore, synchronization can be monitored by detecting the coincidence frequency of So
0
and So
1
. In order to detect this frequency, the frame synchronizing circuit
9
is typically composed of a well-known racing counter conducting both forward and backward protection. When the coincidence frequency increases, that is, frames for multiplexer/demultiplexer are not synchronized, pulse signal CLK is emitted from the frame synchronizing circuit, one pulse for each coincidence bit detected. After necessary permutation is performed in bit rotator circuit
7
according to the CLK input, and the coincidence frequency decrease follows, the pulses in the CLK vanishes. At this time, the synchronization is established.
However, the conventional time-division multiplexer/demultiplexer has the following problems:
When compared with an 8:1 or lower time-division multiplexing/demultiplexing apparatus for high speed digital signals of about 150 Mb/s, for example, 143 Mb/s for a broadcasting studio system and 155 Mb/s for an SDH system, a 16:1 or higher apparatus costs a few times more.
The reason is as follows: The circuit configurations of a time-division multiplexer and a time-division demultiplexer are comparatively simple for up to approximately 8:1. Even for several Gb/s, very high operation speed is not required for circuit components. For this multiplexity, there are commercially available multiplexer/demultiplexer ICs made on silicon substrate, available at a reasonable price. For multiplexers of around 16:1 or higher, however, circuit structure for the multiplexer/demultiplexer is significantly complicated. As timing margins decrease, high speed operation for each circuit component is critical, especially for bit rates of above several Gb/s. Although for this high speed operation, gallium arsenide ICs are available, they have a prohibitive price of several times that of comparable silicon ICs.
SUMMARY OF THE INVENTION
In view of the foregoing and other problems of the conventional apparatus, an object of the present invention is to provide an apparatus and method for time-division multiplexing/demultiplexing which can be operated at rates as high as several gigabits per second and can be fabricated with low cost.
In a first aspect of the present invention, an inventive apparatus for time-division multiplexing/demultiplexing of signals is provided which includes a first time-division multiplexer for multiplexing a plurality of input signals and a predetermined frame synchronization pattern signal to thereby generate first time-division multiplexed signals, a second time-division multiplexer for multiplexing each of the first time-division multiplexed signals to thereby generate a second time-division multiplexed signal, a first time-division demultiplexer for demultiplexing each of the second time-division multiplexed signals to thereby generate a predetermined number of first time-division demultiplexed signals, a second time-division demultiplexers for demultiplexing each of the first time-division demultiplexed signals to thereby generate second time-division demultiplexed signals, and a frame synchronizing circuit for protecting synchronization of signals by permuting orders of the second time-division demultiplexed signals until the same signal as the predetermined frame synchronization pattern signal is obtained from a second time-division demultiplexed signal corresponding to the predetermined frame synchronization pattern signal of the second time-division demultiplexed signals.
Additionally, the predetermined frame synchronization pattern signal used in the above apparatus may be an inverted signal of one of the plurality of input signals, and the frame synchronizing circuit permutes orders of the second time-division demultiplexed signals until one of the second time-division demultiplexed signals mismatches bit by bit with another one of the second time-division demultiplexed signals corresponding to the inverted signal.
Furthermore, the frame synchronizing circuit may preferably permute orders of the second time-division demultiplexed signals so that the phase differences among the second time-division demultiplexed signals are canceled.
Further, the above apparatus may include extra multiplexers and demultiplexers for performing up to n-th (where n is an integer) stage multiplexing/demultiplexing, in addition to the first and second time-division multiplexing processing and the first and second time-division demultiplexing processing.
Further, the numbers of the input signals and the first time-division multiplexed signals may be selected to number 15 and 8, respectively.
Further, the allowable order permutation patterns for the above selected numbers may preferably be as follows:
(a) from first signal of the second time-division demultiplexed signals to first terminal of the multiplexing/demultiplexing apparatus output terminals, from third to second, from fifth to third, from seventh to fourth, from ninth to fifth, from eleventh to sixth, from thirteenth to seventh, from fifteenth to e
Hsu Alpus H.
Nguyen Toan
Young & Thompson
LandOfFree
Method and apparatus for time-division multiplexing and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for time-division multiplexing and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for time-division multiplexing and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3004413