Method and apparatus for the reduction of tablewalk latencies in

Details Method and apparatus for the reduction of tablewalk latencies in Method and apparatus for the reduction of tablewalk latencies in

1993-10-07

1996-12-17

Lane, Jack A.

395416, G06F 1210

Patent

active

055862837

ABSTRACT:
A translation look aside buffer including virtual page table pointer tags provides a system and method for accessing page table entries in page memory of the translation look aside buffer with decrease latencies caused by accesses to increasing levels of page tables during a table walk of the page table. Virtual tags identifying page table pointers at a predetermined level of the page table higher than the initial context level of the page table are included in the tag memory of the translation look aside buffer. These virtual tags provide a pointer which directly points to the page table pointer at that predetermined level of the page table. Therefore, if a TLB miss occurs wherein a tag for a page table entry corresponding to the virtual address is not found, a comparison is performed to determined if a corresponding virtual tag PTP is located in the tag memory. If the corresponding virtual tag PTP is found in the tag memory, access is gained to the PTP in the page table without the need for performing a time consuming table walk through the lower levels of the page table.

REFERENCES:
patent: 5426750 (1995-06-01), Becker et al.

Affiliated with

Also associated with

Rating

Method and apparatus for the reduction of tablewalk latencies in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for the reduction of tablewalk latencies in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for the reduction of tablewalk latencies in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1999823