Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-02-15
2002-10-22
Le, N. (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
Reexamination Certificate
active
06469530
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and apparatus for testing integrated circuit packages and, in particular, the in situ testing of ball grid array integrated circuits.
BACKGROUND OF THE INVENTION
While integrated circuit fabrication technology has advanced to allow the fabrication of integrated circuits containing progressively larger numbers of circuit elements and more complex circuits in a given package, the increased density of circuits in a package has resulted in problems in heat dissipation, high speed signal integrity and space for signal input/output connections. Large scale integrated circuits, for example, have traditionally provided input/output pins around the circumference of the package to provide power to the circuits therein and to connect signals into and out of the circuits. The pins in turn are connected, typically by soldering, to pads or lands on a circuit board, which is often multi-layered to provide a greater number of signal leads and connections to the pins of the integrated circuit package. Limitations on the minimum size and spacing of the input/output pins, and of the pads and leads of the circuit board, however, limit the number of available input/output connections to the circuits in the package. As a result, it is often difficult to provide a sufficient number of input/output connections just for the required power and input/output signals, and it is even more difficult, or impossible, to provide a sufficient number of input/output connections for desirable test/debugging signals.
Ball Grid Array (BGA) technology provides a solution to many of these problems in integrated circuit packing by providing significantly improved thermal dissipation, increased package input/output pin counts and improved high speed signal integrity. BGA packaging does not use input/output pins located around the periphery of the package for signal and power input/output connections, but instead provides a grid array of connection points on the “bottom” of the package, that is, the side of the package against the circuit board the package is mounted on, that contact a corresponding grid array of pads or lands on the circuit board. Electrical connections between the grid array of contact points on the package and the pads of the circuit board are made by means of “balls” of solder on the package contact point, resulting in the term “ball grid array”. It will be apparent that by using a significant portion of the surface area of the bottom face of the package for a grid array of input/output connections, BGA technology thereby allows a significantly increased number of package input/output connections for signal and power connections and for in-circuit connections for testing and debugging of the circuitry.
BGA technology, however, results in a further problem in that a BGA package does not have accessible package pins to which pin clips or substitution clips may be connected to perform testing and debugging operations. While some test connections may be made by means of traces to the pads of the printed circuit board that a BGA package is mounted onto, it is not possible as a practical matter to provide a sufficient number of test pads on the printed circuit board because of space limitations in routing traces to and from the pads. That is, it is necessary to maintain required minimum widths of and spacings between the pads and leads or traces of the circuit board so that, as discussed in the following description of the invention, the number of traces that may be routed between the pads, and in particular to and from the pads in the inner regions of the grid array of contact points, is limited. This problem is not relieved but is in fact compounded by the use of multi-layer circuit boards to provide space for additional traces on the inner and bottom layers of the circuit because the routing of traces from one layer to another requires the use of vias, that is, conductive paths between the layers. As a consequence, each via requires space on each layer of the circuit board that the via penetrates, in the same manner as a pad, thereby reducing the space available for traces on the printed circuit board in the same manner as illustrated in FIG.
1
A. The problem is further compounded in multi-layer circuit boards of the prior art because, as illustrated in
FIG. 1B
, each via is routed through a via pad on each layer the via penetrates and each via pad is connected directly only to the via. As such, each via must be connected to, for example, a pad, by means of an additional trace between the via pad and the pad, thereby occupying even more space on the circuit board. As a result, the ability to perform in-circuit testing and debugging in both the research and development phase and in the production of circuits packaged using BGA technology is severely limited.
Other problems of the BGA technology of the prior art also include, for example, the requirement to provide and carefully control the standoff height between a BGA package and the printed circuit board the package is mounted onto in order to insure the formation of solder “balls” of the correct size and shape. Yet another problem of the BGA technology of the prior art is that it is difficult to correct or resolder a faulty connection between a BGA package and the circuit board it is mounted on as the “balls” forming the electrical connections are not accessible. It is thereby necessary to remove the BGA package from the circuit board and completely resolder the BGA package to the circuit board in order to correct a faulty joint, with a consequent high risk of damage to either or both of the BGA package or the printed circuit board.
The present invention provides a solution to these and other problems of the prior art.
SUMMARY OF THE INVENTION
The present invention is directed to an improved ball grid technology circuit assembly providing enhanced connections between the circuits within a ball grid array circuit package and, for example, test probe connections for testing and debugging of the ball grid array circuits. The ball grid array circuit package contains integrated circuits and includes, on a mounting face of the ball grid array circuit package, a ball grid array of ball pads forming electrical connections to the integrated circuits in the ball grid array circuit package. The circuit package further includes a printed circuit board for mounting the ball grid array circuit package and providing electrical connections to the ball pads of the ball grid array circuit package wherein the ball grid array circuit package is mounted to the printed circuit board with the mounting face of the ball grid array circuit package mating with an upper face of the printed circuit board.
According to the present invention, the printed circuit board further includes a via array of vias wherein each via extends from the upper face of the printed circuit board to a lower face of the printed circuit board, each via corresponds to and is co-located with a ball pad of the ball grid array, and each via contacts the corresponding ball pad of the ball grid array to provide a conductive path between the corresponding ball pad and the lower end of the via at the lower face of the printed circuit board to provide electrical access to the corresponding ball pad of the ball grid array of the ball grid array circuit package.
In a presently preferred embodiment of the invention, the vias have diameters less than or equal to 0.010 inch. In addition, standoffs may be located between the mounting face of the ball grid array circuit package and the upper face of the printed circuit board and, in some embodiments, the standoffs may be comprised of circuit components. The printed circuit board may further include at least two alignment holes extending through the printed circuit board and located adjacent the ball grid array circuit package for receiving corresponding alignment pins of a probe array and aligning the probe array to make contact with the lower ends of the vias on the lower face of the printed circuit
Harper Timothy V.
Johnson Samuel Alan
Patel Mukesh P.
Agilent Technologie,s Inc.
Le N.
LeRoux Etienne P
LandOfFree
Method and apparatus for testing of ball grid array circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing of ball grid array circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing of ball grid array circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2962633