Method and apparatus for testing integrated circuits

Details Method and apparatus for testing integrated circuits Method and apparatus for testing integrated circuits

1984-06-14

1988-08-16

Fleming, Michael R.

Excavating

371 25, 324 73R, G06F 1100

Patent

active

047649259

ABSTRACT:
A processor controlled IC component test apparatus adapted to be employed in-line with automatic IC DIP component handling equipment is capable of conducting a preselected verification check of each IC device regardless of the orientation of the DIP in the device contact receptable of the IC handling apparatus. As each device under test (DUT) is inserted into the apparatus test head, a pin-check residual voltage measurement test is conducted to ensure that all the pins of the DUT are in contact with the contact terminals of the test head. If the pin-check test establishes that all the pins of the DUT are in contact with the contact terminals of the test head, a prescribed non-destructive impedance measurement test is carried out in order to determine the orientation of the DIP in the test head. If the device passes the orientation test or is determined by the orientation test to be simply misoriented (inserted upside-down), it is then subjected to a prescribed functionality check (with the direction of orientation taken into account).
The processor architecture of the test apparatus is configured to maximize the systems's ability to rapidly sequence through the test vectors for the various DUTs, while also offering the capability to perform traditional CPU functions during the execution of a test. For this purpose, the processor employs a mode-controlled pipelined architecture through which program instructions stored in memory are controllably accessed and processed through either an address-controlled flow path or a data-controlled flow path.

REFERENCES:
patent: 4481627 (1984-11-01), Beauchesne
patent: 4497056 (1985-01-01), Sugamore
patent: 4500993 (1985-02-01), Jacobson
patent: 4517661 (1985-05-01), Graf
patent: 4538268 (1985-08-01), Pham Van Cang

Affiliated with

Also associated with

Rating

Method and apparatus for testing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for testing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-604641