Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1997-08-15
1998-05-12
Saras, Steven J.
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345904, 324754, G09G 322, G01R 3102
Patent
active
057512620
ABSTRACT:
A method of electrically testing pixel functionality is provided comprising releasably disposing a wafer in a socket. The wafer has at least one baseplate comprised of cathode emitters arranged in pixels. The socket has pads. The socket pads are contacted with test pins, and each of the pixels is addressed individually, thereby causing the cathode emitters to emit electrons in a current. The current is collected from each of the pixels on an anode screen. Alternatively, the anode card may have pins, and these pins contact pads on the baseplate. The baseplate, or substrate with baseplates, does not require a socket with pins.
REFERENCES:
patent: 5008657 (1991-04-01), Hanson et al.
patent: 5138237 (1992-08-01), Kane et al.
patent: 5262698 (1993-11-01), Dunham
patent: 5283500 (1994-02-01), Kochanski
patent: 5300862 (1994-04-01), Parker et al.
patent: 5336992 (1994-08-01), Saito et al.
patent: 5382961 (1995-01-01), Gale, Jr.
patent: 5432461 (1995-07-01), Henley
patent: 5459410 (1995-10-01), Henley
patent: 5459480 (1995-10-01), Browning et al.
patent: 5491427 (1996-02-01), Ueno et al.
patent: 5541031 (1996-07-01), Troxell et al.
patent: 5542866 (1996-08-01), Tsai
patent: 5638086 (1997-06-01), Lee et al.
Heinz H. Busta, "Vacuum microelectronics--1992", Journal, pp. 43-74.
M. Miller et al., "A Flat-Panel In-Process Test System Using Voltage Imaging", Journal, pp. 27-31.
J.R. Monkowski et al., "Detection and Measurement of Low Contrast Mura Defects in Flat-Panel Displays", Journal, pp. 51-52.
R. Cummins et al., "Evaluating Image Quality and Defect Characterization in Flat-Panel", Journal, pp. 29-32.
Francois Henley et al., "A High Speed Flat Panel In-Process Test System for TFT Array Using Electro-Optic Effects", Journal, pp. 64-67.
Glenn D. Houser, "In-Process Testing of LCD Panels by Voltage Imaging TM: Methods and Capabilities", Journal.
Brochure, "FIS Flat Panel Inspection System", Photon Dynamics.
P.R. Schwoebel et al., "Field-Emmiter-Array Performance Enhancement Using Glow Discharge Process", IVMC '93 Sixth International Vacuum Microelectronics Conference, 1993, p. 14.
M. Sokolich et al., "A Study of the Emission Characteristics of All-metal Cold Cathodes", IVMC '93 Sixth International Vacuum Microelectronics Conference, 1993, pp. 19-20.
Browning Jim
Cathey David A.
Watkins Charles M.
Lewis David L.
Micron Display Technology Inc.
Saras Steven J.
LandOfFree
Method and apparatus for testing emissive cathodes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing emissive cathodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing emissive cathodes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-985431