Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1994-08-04
1996-04-09
Beausoliel, Jr., Robert W.
Static information storage and retrieval
Magnetic bubbles
Guide structure
365201, G11C 2900
Patent
active
055069592
ABSTRACT:
A method of testing a random access memory (RAM) for single V-coupling faults by establishing a first current value for each cell, for each cell and for each of m data backgrounds, generating a data bit corresponding to an element of an (n, V-1)-exhaustive matrix, and for each of m data backgrounds: (1) applying a read write sequence to each cell; and (2) for each background except the mth background, updating the current value of all cells according to the data bits corresponding to that cell; reading each cell of the RAM; and discarding or repairing the RAM if a cell coupling fault is apparent from the series of values read from the cells of the RAM. Data bits are generated by a matrix reconstruction method or a pseudo-random generator using a hashing of the address of the cell to which the data bit is to be applied. The logical function may be the element of the (n, V-1)-exhaustive matrix irrespective of the current of the cell or an exclusive-or of the complement of the background code logic bit and the first current value of the cell. Apparatus for testing a random access memory (RAM) has a PROM containing background code logic bits corresponding to an (n.sub.0, V-1)-exhaustive matrix where n.sub.0 .ltoreq.n, the matrix having n.sub.0 rows and m.sub.0 columns; and a data bit generator for generating data bits from the matrix stored in the PROM. A built in apparatus for testing a random access memory (RAM) having n cells includes a data bit generator that generates pseudo-random data bits from a hashing of the address of the RAM cell to which the data bit is to be applied.
REFERENCES:
patent: 4195770 (1980-01-01), Benton et al.
patent: 4402081 (1983-08-01), Ichimiya et al.
patent: 4404519 (1983-09-01), Westcott
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4782487 (1988-11-01), Smelser
patent: 4788684 (1988-11-01), Kawaguchi et al.
patent: 4797886 (1989-01-01), Imada
patent: 4827476 (1989-05-01), Garcia
patent: 4872168 (1989-10-01), Aadsen et al.
patent: 5033048 (1991-07-01), Pierce et al.
patent: 5051997 (1991-09-01), Sakashita et al.
patent: 5101409 (1992-03-01), Hack
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5170398 (1992-12-01), Fujieda et al.
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5185722 (1993-02-01), Ota et al.
patent: 5214654 (1993-05-01), Oosawa
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5224107 (1993-06-01), Mattes
patent: 5289475 (1994-02-01), Slemmer
patent: 5377148 (1994-12-01), Rajsuman
Franklin et al. "An Algorithm to test reconfigured RAMS" 1994 IEEE pp. 359-364.
Chang et al. "Diagnosis and Repair of Memory with Coupling Faults" IEEE 1989 pp. 493-500.
Transparent Bist for Rams, M. Nicolaidis, International Test Conference 1992 Proceedings, "Discover the New World of Test and Design", Sep. 20-24, 1992, Baltimore, MD, U.S.A., Paper 31.1, pp. 598-607.
Deterministic Tests for Detecting Single V-Coupling Faults in RAMs*, B. F. Cockburn, Fifth Technical Workshop, "New Directions for Testing" Working Papers, Ottawa, Aug. 1-2, 1991, 21 pages.
A Test Generator IC for Testing Large CMOS-RAMs, Wilfried Daehn, Josef Gross, Proc. 1986 International Test Conference, Sep. 8-11, Washington, D.C. (IEEE Comp. Soc., 1986), Paper 1.2, pp. 18-24.
Iterative Exhaustive Pattern Generation for Logic Testing, D. T. Tang, C. L. Chen, IBM J. Res. Develop., vol. 28, No. 2, Mar., 1984, pp. 212-219.
Exhaustive Test Pattern Generation with Constant Weight Vectors, Donald T. Tang, Lin S. Woo, IEEE Transactions on Computers, vol. C-32, No. 12, Dec. 1983, pp. 1145-1150.
A 20 MHz Test Vector Generator for Producing Tests that Detect Single 4-and 5-Coupling Faults in RAMs*, Bruce F. Cockburn, from Records of the 1993 IEEE International Workshop on Memory Testing, San Jose, CA, U.S.A., Aug. 9-10, 1993, 5 pages.
A Transparent Built-In Self-Test Scheme for Detecting Single V-Coupling Faults in RAMs*, Bruce F. Cockburn and Y.-F. Nicole Sat, Manuscript submitted Jan. 16, 1994 IEEE International Workshop on Memory Technology, Design and Testing, helf Aug. 8-9, 1994, in San Jose, CA, U.S.A., 6 pages, unpublished.
Deterministic Tests for Detecting Single V-Coupling Faults in RAMs by B. F. Cockburn, Computer Engineering Technical Report CETR-92-200, Jul. 24, 1992, 23 pages.
Tutorial on the Design and Testing of Semiconductor Memory, Computer Engineering Technical Report CETR-93-201, Division of Computer Engineering, University of Alberta, Nov. 17, 1993.
A Transparent Built-In Self-Test Scheme for Detecting Single V-Coupling Faualts in RAMs*, Bruce F. Cockburn and Y.-F. Nicole Sat, included in the 1994 IEEE International Workshop on Memory Technology, Design and Testing, held Aug. 8-9, 1994, in San Jose, CA, U.S.A., 6 pages, published.
Beausoliel, Jr. Robert W.
De'cady Albert
Lambert Anthony R.
Telecommunication Research Laboratories
LandOfFree
Method and apparatus for testing electronic memories for the pre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing electronic memories for the pre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing electronic memories for the pre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-145699