Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2000-08-10
2002-10-15
Karlsen, Ernest (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S758010, C348S087000
Reexamination Certificate
active
06466045
ABSTRACT:
TECHNICAL FIELD
The present invention generally relates to the field of semiconductor manufacture, and more particularly to testing semiconductor packages in a testing apparatus.
BACKGROUND OF THE INVENTION
Quality control in the manufacturing of semiconductor packages is an increasingly important and costly aspect of the assembly process. Semiconductor package quality is controlled during the assembly process through intermediate and final product testing that assesses the physical and functional integrity of semiconductor packages.
Semiconductor package manufacturers implement intermediate testing procedures because they allow manufacturers to identify assembly errors before a final product has been made, thereby making any necessary semiconductor package rework less costly for several reasons. Intermediate testing allows manufacturers to more easily isolate where a semiconductor package assembly error occurred and the cause of the malfunction in a particular semiconductor package. For example, if a semiconductor package has only gone through solder and reflow steps, a manufacturer can determine that these assembly steps are the source of the semiconductor package malfunction before expending resources looking for problems more commonly associated with other assembly steps that have not yet occurred or that would have already been identified through prior testing procedures. Intermediate testing also reduces manufacturing costs because fewer parts are disassembled, examined and reassembled in order to identify an assembly error and repair the semiconductor package accordingly.
While intermediate testing affords manufacturers early assembly error detection, semiconductor package manufacturers also test the final semiconductor package to ensure that the fully assembled semiconductor package functions as intended. Under ideal circumstances, end-to-end testing ensures that semiconductor package manufacturers enjoy high production yields at the lowest possible cost. However, just as assembly errors leading to semiconductor package malfunction occur during or as a result of any of the assembly steps between testing procedures, testing itself can damage a semiconductor package.
In accordance with conventional testing methods, a semiconductor package is seated in a test socket comprising contacts that align with electrical leads on the semiconductor package. A plunger, controlled by a test socket control system, is then lowered to engage the test socket and semiconductor package so that the test socket can electrically communicate with the semiconductor package through the aligned contacts and electrical leads. Once testing is complete, the plunger is lifted from the semiconductor package and the semiconductor package is removed.
Testing a semiconductor package positioned in a test socket is implemented by delivering test instructions from the test socket control system to the semiconductor package and recording the results. The test data is then analyzed and the integrity of semiconductor package is assessed. Semiconductor package manufacturers identify the circumstances under which a semiconductor package ceases to properly operate under test conditions by monitoring the variants at which the computational tests fail. A semiconductor package that correctly responds to a plurality of different test instructions by generating known predetermined outputs is assessed as having good integrity.
There are several disadvantages to conventional methods of testing semiconductor packages. One disadvantage is the damage caused by the plunger when lowered onto a test socket where the semiconductor package is not properly seated. For example, it is important to ensure that the semiconductor package is facing the correct direction, e.g., face up or face down, and is oriented properly, e.g., as when components are located in a particular position relative to the semiconductor package, to complete testing. If the semiconductor package is not properly seated, the pressure from the plunger lowered onto the semiconductor package will damage the test socket and the semiconductor package. Similarly, when the plunger is lowered onto a semiconductor package that is improperly orientated on the test socket, the electrical leads of the semiconductor package are not aligned with corresponding contacts of the test socket. If the improper orientation of a semiconductor package is not realized before the plunger is lowered onto the test socket, the improperly orientated semiconductor package and the test socket will be damaged. This practice is a waste of semiconductor package manufacturer resources because of lost time associated with semiconductor package rework, lost revenue stemming from reduced production yield, and costly and time consuming test socket repair or replacement.
In addition to the physical damage that occurs when a package is not properly seated in the test socket, improper placement also triggers false test results. For example, if a semiconductor package leads do not fully connect with the test socket contacts, the test can suggest a bad semiconductor package when the real cause of the problem is improper semiconductor package seating. This error type necessitates unnecessary additional testing and/or semiconductor package rework. Conventional testing methods make it difficult to avoid these problems because they lack the ability to easily and repeatedly monitor semiconductor package seating on a test socket before and during testing to avoid initiating or continuing testing when a semiconductor package is not properly seated in a test socket.
Semiconductor package manufacturers use serial numbers to identify the make, model, manufacturing lot and other attributes for all semiconductor packages. These numbers are used, among many reasons, to direct packages through the assembly process (e.g., a certain model is processed by certain machines and not by others) and to track the source of assembly errors. Conventional testing methods do not allow manufacturers to easily identify the semiconductor package being tested. When a problem arises with a semiconductor package, or when it is otherwise necessary to identify the specific semiconductor being tested by make, model or lot, an employee must stop the testing process, go over to the testing apparatus, look at the package and record the serial numbers, thereby slowing production and increasing costs due to the inefficient use of resources. Additional errors occur when the data that is recorded is inaccurate or incomplete, thus causing a manufacturer to attribute semiconductor package malfunctions to the wrong make, model or lot and to make incorrect decisions concerning the cause and effect of such malfunctions.
There exists a need for the ability to monitor and identify semiconductor packages in a testing apparatus in preparation for and during testing procedures.
SUMMARY OF THE INVENTION
The present invention provides an apparatus for testing semiconductor packages having a plunger, a test socket configured to seat a semiconductor package, a camera for detecting semiconductor package seating and for reading and recording package-identifying information and a monitoring device. The camera is attached above the test socket so as to have an unobstructed view of a semiconductor package seated in the test socket. The monitoring device, which is attached to the camera, determines whether a semiconductor package is properly seated in the test socket based on image data generated by the camera. When a semiconductor is improperly seated in the test socket, a signal is generated that prevents the plunger from lowering onto the improperly seated semiconductor package to initiate testing.
The present invention advantageously reduces damage to the semiconductor package and testing equipment associated with conventional testing methods when testing is initiated on a semiconductor package that is not properly seated in the test socket, thereby reducing the costs associated with discarded semiconductor packages, unnecessary semiconductor package rework, eq
No associations
LandOfFree
Method and apparatus for testing a semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing a semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing a semiconductor package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2991203