Method and apparatus for system clock synchronization

Details Method and apparatus for system clock synchronization Method and apparatus for system clock synchronization

2005-12-27

2005-12-27

Patel, Ajit (Department: 2664)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S219000

Reexamination Certificate

active

06980568

ABSTRACT:
According to one embodiment, a method is disclosed. The method comprises receiving a first set of clock signals from a first clock unit at a second clock unit whenever the first clock unit is operating. The method further includes receiving a signal indicating that the second clock unit is to enter into the operating mode; and entering a holdover mode at a protection timing unit within the second clock unit. In the holdover mode, the protection timing unit generates output clock signals based upon the first set of clock signals received from the first clock unit at the second clock unit.

REFERENCES:
patent: 4300230 (1981-11-01), Philip et al.
patent: 5796795 (1998-08-01), Mussman et al.
patent: 5953314 (1999-09-01), Ganmukhi et al.
patent: 6078595 (2000-06-01), Jones et al.
patent: 6301269 (2001-10-01), Tayloe et al.
patent: 6317439 (2001-11-01), Cardona et al.
patent: 6389013 (2002-05-01), Doss et al.
patent: 6658579 (2003-12-01), Bell et al.
patent: 6839858 (2005-01-01), James et al.

Affiliated with

Also associated with

Rating

Method and apparatus for system clock synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for system clock synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for system clock synchronization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3487605