Multiplex communications – Communication techniques for information carried in plural... – Adaptive
Reexamination Certificate
2005-08-30
2005-08-30
Pham, Chi (Department: 2663)
Multiplex communications
Communication techniques for information carried in plural...
Adaptive
C370S503000
Reexamination Certificate
active
06937613
ABSTRACT:
Timing information, such as stratum1traceable synchronization information, is transmitted in a high-bit-rate digital subscriber line (HDSL) transport frame by timing the transport frame using a corresponding timing reference signal. In an illustrative embodiment, a central office modem maps a DS1 payload at 1.544 Mbps into HDSL transport frames at 1.552 Mbps, using a DS1 timing reference signal generated by, e.g., a building integrated timing supply (BITS) having global positioning system (GPS) capability. The transport frame is transmitted by the central office modem to a customer premises modem which demaps the transport frames to recover the DS1 payload and the DS1 timing reference signal. The recovered timing reference signal is then delivered to an external timing input of a computer, set-top box or other customer premises equipment (CPE). Synchronization status messages (SSMs) may be included in the timing information transmitted between the central office and customer premises modems. The invention is applicable to DSL signals other than HDSL2, including, e.g., single-pair HDSL signals, multiple-pair HDSL signals, as well as other types of signals used in conjunction with the transport of information over existing wired connections.
REFERENCES:
patent: 5068877 (1991-11-01), Near et al.
patent: 5638379 (1997-06-01), Narasimha et al.
patent: 5640388 (1997-06-01), Woodhead et al.
patent: 5640512 (1997-06-01), Czerwiec
patent: 5757871 (1998-05-01), Furukawa et al.
patent: 5864592 (1999-01-01), Itri
patent: 6111878 (2000-08-01), Powell
patent: 6704930 (2004-03-01), Eldering et al.
A multi-FPGA prototype of a DS1/HDSL synchronizer and desynchronizer prior to ASIC fabrication □□Kelly, D.; Hartmann, Q.; Gude, W.; ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE International, Sep. 27-Oct. 1, 1993, Page(s); 332-335.
T1E1.4/99-006R1—HDSL2 Draft Standard, pp. 1-61, Mar. 1999.
Ansit1.101-1994, Synchronization Interface Standard, pp. i-iv and 1-57, 1994.
George Keith M.
Lucent Technologies - Inc.
Pham Chi
LandOfFree
Method and apparatus for synchronization of high-bit-rate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for synchronization of high-bit-rate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for synchronization of high-bit-rate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3447190