Active solid-state devices (e.g. – transistors – solid-state diode – With specified dopant – Deep level dopant
Reexamination Certificate
2000-01-31
2002-10-01
Loke, Steven (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
With specified dopant
Deep level dopant
C257S065000, C257S376000, C257S607000, C257S610000, C438S514000, C438S543000
Reexamination Certificate
active
06459141
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the manufacture of semiconductor chips. More specifically, the present invention relates to a method and apparatus for providing a deep well in the production of CMOS devices.
BACKGROUND OF THE INVENTION
In CMOS fabrication processes, well (or tub) structures are needed to electrically separate n-channel and p-channel MOSFETs. High-energy (MeV) ion implantation is needed to form a deep well with a depth of 800 to 2,000 nm. The projection range R
P
of the high-energy implant is typically 400 to 1,000 nm. For such a high-energy implant, the channeling effect, in which the dopant profile possesses a long tail along certain crystal orientations, is a major problem in well formation. The channeling effect degrades the electrical isolation capability of a well.
For uniform implantation, it is a common practice to implant the dopant with a tilt angle rather than implant vertically to the silicon wafer (zero-tilt) to avoid axial channeling. However, due to present small transistor sizes, the tilt angle can distort the implant symmetry (i.e. the placement of precise doping and concentration). If scanning or batch implantation techniques are also used, this problem will be compounded. Therefore, it is desirable to avoid axial channeling while using a zero tilt implant.
BRIEF SUMMARY OF THE INVENTION
It is an object of the invention to provide high-energy implants with minimal channeling effect.
It is another object of the invention to provide high-energy implants with minimal implant symmetry distortion.
Accordingly, the foregoing objects are accomplished on a semiconductor substrate, by forming a buried amorphous layer within the semiconductor substrate, forming a deep well layer below the buried amorphous layer, and then recrystallizing the buried amorphous layer.
Other features of the present invention are disclosed or apparent in the section entitled: “DETAILED DESCRIPTION OF THE INVENTION. ”
REFERENCES:
patent: 5770485 (1998-06-01), Gardner et al.
patent: 5807771 (1998-09-01), Vu et al.
Ng Che-Hoo
Yu Bin
Advanced Micro Devices , Inc.
Kang Donghee
LaRiviere Grubman & Payne, LLP
Loke Steven
LandOfFree
Method and apparatus for suppressing the channeling effect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for suppressing the channeling effect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for suppressing the channeling effect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2928826