Method and apparatus for supporting multiple processor-specific

Details Method and apparatus for supporting multiple processor-specific Method and apparatus for supporting multiple processor-specific

1998-04-13

2000-04-11

Hafiz, Tariq R.

39550048, G06F 945

Patent

active

060496681

ABSTRACT:
A computer-implemented method identifies a code segment which is to be customized to a plurality of different processor types. The method generates object code for the code segment, including generating a plurality of sections for the code segment, each of the plurality of sections being object code for the code segment customized for one of the plurality of different processor types, and generating a control section that causes a selected one of the plurality of sections to be called during execution of the object code in accordance with an executing processor's processor type.

REFERENCES:
patent: 5604905 (1997-02-01), Tevanian et al.
patent: 5659751 (1997-08-01), Heninger
patent: 5696974 (1997-12-01), Agrawal et al.
patent: 5774726 (1998-06-01), Ahmed
patent: 5835699 (1998-11-01), Kimura
patent: 5835773 (1998-11-01), Dunn
patent: 5835775 (1998-11-01), Washington et al.

Affiliated with

Also associated with

Rating

Method and apparatus for supporting multiple processor-specific does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for supporting multiple processor-specific , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for supporting multiple processor-specific will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1183115