Boots – shoes – and leggings
Patent
1991-11-22
1994-10-18
Bowler, Alyssa H.
Boots, shoes, and leggings
395800, 3642316, 3642318, 3642624, 364DIG1, G06F 900, G06F 938, G06F 940
Patent
active
053576179
ABSTRACT:
A hybrid pipelined processor and associated processing methods are described for separately handling substantially concurrently in a time division manner multiple program instruction threads. The hybrid architecture includes an instruction fetch unit, an instruction decode unit and an execution unit. The execution unit includes multiple sets of register files each of which contains the working contents for a corresponding one of a plurality n of instruction threads. Timing and control circuitry is coupled to each of the principal processor components for controlling the timing and sequence of operations on instructions from the plurality n of instruction threads such that multiple instruction threads are separately handled substantially concurrently. Corresponding hybrid processing methods for such a single pipelined processor are also discussed.
REFERENCES:
patent: 4244028 (1981-01-01), Haines
patent: 4305124 (1981-12-01), Marro et al.
patent: 4320453 (1982-03-01), Roberts et al.
patent: 4546431 (1985-10-01), Horvath
patent: 4551798 (1985-11-01), Horvath
patent: 4586127 (1986-04-01), Horvath
patent: 4594655 (1986-06-01), Hao et al.
patent: 4646236 (1987-02-01), Crockett et al.
patent: 4757445 (1988-07-01), Zolnowsky et al.
patent: 5010476 (1991-04-01), Davis
patent: 5117387 (1992-05-01), Nemisovsky et al.
Davis Gordon T.
Ventrone Sebastian
Bowler Alyssa H.
International Business Machines - Corporation
Shah Alpesh M.
LandOfFree
Method and apparatus for substantially concurrent multiple instr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for substantially concurrent multiple instr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for substantially concurrent multiple instr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2379019