Method and apparatus for store-into-instruction-stream detection

Details Method and apparatus for store-into-instruction-stream detection Method and apparatus for store-into-instruction-stream detection

1990-02-26

1993-07-06

Harrell, Robert B.

Boots, shoes, and leggings

395425, 36424342, 3642613, 3642631, 3642663, 364DIG1, G06F 938, G06F 942

Patent

active

052261301

ABSTRACT:
The present invention provides for the updating of both the instructions in a branch prediction cache and instructions recently provided to an instruction pipeline from the cache when an instruction being executed attempts to change such instructions ("Store-Into-Instruction-Stream"). The branch prediction cache (BPC) includes a tag identifying the address of instructions causing a branch, a record of the target address which was branched to on the last occurrence of each branch instruction, and a copy of the first several instructions beginning at this target address. A separate instruction cache is provided for normal execution of instructions, and all of the instructions written into the branch prediction cache from the system bus must also be stored in the instruction cache. The instruction cache monitors the system bus for attempts to write to the address of an instruction contained in the instruction cache. Upon such a detection, that entry in the instruction cache is invalidated, and the corresponding entry in the branch prediction cache is invalidated. A subsequent attempt to use an instruction in the branch prediction cache which has been invalidated will detect that it is not valid, and will instead go to main memory to fetch the instruction, where it has been modified.

REFERENCES:
patent: 4295193 (1981-10-01), Pomerene
patent: 4442488 (1984-04-01), Hall
patent: 4594659 (1986-06-01), Gunethner et al.
patent: 4679141 (1987-07-01), Pomerene et al.
patent: 4722050 (1988-01-01), Lee et al.
patent: 4775955 (1988-10-01), Liu
patent: 4777587 (1988-10-01), Case et al.
patent: 4777594 (1988-10-01), Jones et al.
patent: 4796175 (1989-01-01), Matsuo et al.
patent: 4802113 (1989-01-01), Onishi et al.
patent: 4827402 (1989-05-01), Wada
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4860199 (1989-08-01), Langendorf et al.
patent: 4882673 (1989-11-01), Witt
patent: 4894772 (1990-01-01), Langendorf
patent: 4926323 (1990-05-01), Baror et al.
patent: 4933837 (1990-06-01), Freidin
patent: 4942520 (1990-07-01), Langendorf
patent: 4943908 (1990-07-01), Emma et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
David R. Stiles and Harold L. McFarland; "Pipeline Control for a Single Cycle VLSI Implementation of a Complex Instruction Set Computer"; Computer Society of the IEEE; pp. 504-508.
A. Thampy Thomas; "A Single Cycle VLSI CISC-Based Workstation: System Overview and Performance Characteristics": Computer Society of the IEEE; pp. 500-503.
Atiq Raza; "Technology Constraints on VLSI Processor Implementation"; Computer Society of the Thirty-Fourth IEEE; pp. 509-512.

Affiliated with

Also associated with

Rating

Method and apparatus for store-into-instruction-stream detection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for store-into-instruction-stream detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for store-into-instruction-stream detection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1696349