Television – Synchronization – Automatic phase or frequency control
Reexamination Certificate
2000-07-28
2003-12-16
Miller, John (Department: 2614)
Television
Synchronization
Automatic phase or frequency control
C348S516000, C348S537000, C348S470000
Reexamination Certificate
active
06665019
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to signal clocking and more specifically to signal clocking of digtial video to substantially reduce peak electromagnetic emissions.
BACKGROUND OF THE INVENTION
Digital television technology has become increasingly popular within the last few years. However, digital televisions employ wide, high speed digital busses that produce electromagnetic interference (EMI) signals, which may exceed the emission limits set forth by government regulatory standards, such as those set by Federal Communications Commission (FCC).
A large component of EMI in digital televisions is introduced by the harmonics of the video sampling clock, and the wide data buses associated with that clock. Those harmonics can cause major EMI problems in the digital processing stage of the television set, as well as “leaking” through to the following analog stages. Typically, in order to comply with the EMI emission requirements, many digital TVs employ electromagnetic shielding techniques. However, these shielding techniques add to the overall cost of the TV set. They also add to the overall weight and size of the TV set.
Furthermore, EMI leaking signals that travel through the analog stage of the TV set are amplified by the cathode ray tube (CRT) driver electronic. The amplified EMI signals can then radiate very efficiently through the large aperture of the CRT itself, where shielding, or other methods of reducing electromagnetic interference (EMI) is almost impossible without degradation of the picture quality.
Thus, there is a need for a system and a method that reduces electromagnetic interference emissions in a digital TV without the shortcomings described above.
SUMMARY OF THE INVENTION
In accordance with one embodiment of the invention a spread spectrum pixel clock signal is generated to spread out the frequency bandwidth within which the peak emission of an electromagnetic interference signal occurs, so as to decrease the peak electromagnetic emission level. In one embodiment of the invention, this objective is accomplished by employing the horizontal synchronization signal of a video image to generate a periodic waveform that modulates the pixel clock reference input, such that clock signal pulses are spread out within each scan line. The modulation signal is however synchronized with the horizontal synchronization signal also referred to as the horizontal scanning signal so that each pixel location remains consistent in the horizontal and time domain.
In accordance with one embodiment of the invention, the pixel clock reference input signal is frequency modulated (FM) by a signal which is a coherent harmonic of the fundamental frequency of the horizontal scanning signal.
In accordance with another embodiment of the invention, a waveform synthesizer is configured to receive the horizontal synchronization signal of a video signal from a digital video transmission bus so as to generate the required frequency modulation FM signal. A pixel clock reference signal is provided to a phased lock loop (PLL) circuit to generate a pixel clock reference signal. The PLL is also configured to receive the frequency modulation signal via a high pass filter so as to vary the frequency of the pixel clock reference input in accordance with the waveform of the signal generated by the waveform synthesizer. As such the PLL functions as a modulating circuit that modulates the pixel clock signal received from pixel clock generator
116
by a modulating signal generated by waveform synthesizer
120
. The frequency modulated signal generated at the output port of the phase lock loop is then provided instead of the pixel clock reference signal for driving the following stages of the video system path. This frequency modulated signal referred to as the spread spectrum pixel clock signal substantially reduces the EMI peak emission in the digital video image bus.
REFERENCES:
patent: 4303942 (1981-12-01), Fukuda et al.
patent: 5140610 (1992-08-01), Holliday et al.
patent: 5157308 (1992-10-01), Rindal
patent: 5268760 (1993-12-01), Suyama
patent: 5541646 (1996-07-01), Huang
patent: 5610955 (1997-03-01), Bland
patent: 5631920 (1997-05-01), Hardin
patent: 5659339 (1997-08-01), Rindal et al.
patent: 5736893 (1998-04-01), Puckette et al.
patent: 5757338 (1998-05-01), Bassetti et al.
patent: 5943382 (1999-08-01), Li et al.
patent: 6020939 (2000-02-01), Rindal et al.
patent: 6046735 (2000-04-01), Bassetti et al.
patent: 6057809 (2000-05-01), Singhal et al.
patent: 6167103 (2000-12-01), Hardin
patent: 6292507 (2001-09-01), Hardin et al.
patent: 0447210 (1991-09-01), None
patent: 0801510 (1997-10-01), None
patent: 0801510 (1997-10-01), None
patent: WO9719554 (1997-05-01), None
Desir Jean W.
Gross Russell
Miller John
LandOfFree
Method and apparatus for spread spectrum clocking of digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for spread spectrum clocking of digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for spread spectrum clocking of digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3156903