Method and apparatus for simultaneously decoding three operands

Details Method and apparatus for simultaneously decoding three operands Method and apparatus for simultaneously decoding three operands

1989-02-03

1992-09-15

Lee, Thomas C.

Boots, shoes, and leggings

364DIG1, 36426281, 3642318, 3642624, G06F 934

Patent

active

051485281

ABSTRACT:
An instruction decoder for a pipelined data processing unit simultaneously decodes two source specifiers and one destination specifier. All three of the specifiers can be register specifiers in which the specified operand is the content of a specified register. Any one of the specifiers can be a complex specifier designating an index register, a base register, and a displacement. Any one of the source specifiers can specify short literal data. Data for locating the two source operands and the destination operand are transmitted over parallel buses to an execution unit, so that most instructions are executed at a rate of one instruction per clock cycle. The complex specifier can have a variable length determined by its data type as well as its addressing mode. In particular, the complex specifier may specify a long length of extended immediate data that is received through the instruction buffer over a number of clock cycles.

REFERENCES:
patent: Re32493 (1987-09-01), Matsumoto et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4241397 (1980-12-01), Strecker
patent: 4276594 (1981-06-01), Morley
patent: 4370709 (1983-01-01), Fosdick
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4498136 (1985-02-01), Sproul, III
patent: 4586130 (1986-04-01), Butts, Jr. et al.
patent: 4594655 (1986-06-01), Hao et al.
patent: 4626989 (1986-12-01), Torii
patent: 4716541 (1987-12-01), Quatse
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4890218 (1989-12-01), Bram
patent: 4891753 (1990-01-01), Budde et al.
Fossum et al., "An Overview of the VAX 8600 System," Digital Equipment Technical Journal, No. 1, Aug. 1985, pp. 8-23.
Troiani et al., "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Digital Technical Journal, No. 1, Aug. 1985, pp. 24-42.
VAX Architecture Handbook, Digital Equipment Corporation, 1981, pp. 51-90.
Ralston et al., Encyclopedia of Computer Science and Engineering, Ed 2, Van Nostrand Reinhold Company Inc., New York, N.Y., (1983) pp. 1143-1145.
Lin, Wen C., "Microprocessors: Fundamentals and Applications," IEEE Press, New York, N.Y. (1977) pp. 32-83.
Matsumoto et al., "A High-Performance Architecture for Variable-Length Instructions," Systems and Computers in Japan, vol. 16, No. 3, 1985, pp. 19-27.
C. Melear, "An Integrated Floating Point Unit for RISC Architecture," WESCON 88/Conference Record, vol. 32, North Hollywood, CA (Nov. 1988), pp. 1/2 1-8.
David A. Patterson, Computer Architecture--A Quantitative Approach, Morgan Kaufmann Publishers, Inc., San Mateo, CA., 1990, pp. 186-191 and E-1-1, E-1 to E-23, E-23+1.

Affiliated with

Also associated with

Rating

Method and apparatus for simultaneously decoding three operands does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for simultaneously decoding three operands , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simultaneously decoding three operands will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-743416