Method and apparatus for simultaneous parallel query graphics re

Details Method and apparatus for simultaneous parallel query graphics re Method and apparatus for simultaneous parallel query graphics re

1994-04-21

1997-01-21

Zimmerman, Mark K.

395509, 395515, G06T 1540

Patent

active

055966861

ABSTRACT:
Apparatus and method for a Parallel Query Z-coordinate Buffer are described. The apparatus and method perform a keep/discard decision on screen coordinate geometry before the geometry is converted or rendered into individual display screen pixels by implementing a parallel searching technique within a novel z-coordinate buffer based on a novel magnitude comparison content addressable memory (MCCAM) structure. The MCCAM provides means for performing simultaneous arithmetic magnitude comparisons on numerical quantities. These arithmetic magnitude comparisons include arithmetic less-than, greater-than, less-than-or-equal-to, and greater-than-or-equal-to operations between coordinate values of a selected graphical object and the coordinate values of other objects in the image scene which may or may not occult the selected graphical object. Embodiments of the method and apparatus utilizing variations of bounding box occulting tests, vertex bounding box occulting tests, span occulting tests, and raster-write occulting tests, as well as combinations of these tests are described.

REFERENCES:
patent: 5146592 (1992-09-01), Pfeiffer et al.
patent: 5245700 (1993-09-01), Fossum
patent: 5363475 (1994-11-01), Baker et al.
Goris et al., "A Configurable Pixel Cache for Fast Image Generation", IEEE Computer Graphics & Applications, Mar. 1987.
Rossignac et al., "Depth-Buffering Display Techinues for Constructive Solid Geometry", IEEE Computer Graphics & Applications, Sep. 1986, pp. 29-39.
Akeley, K., "RealityEngine Graphics", Computer Graphics, Annual Conference, SIGGRAPH 1993 Conference Proceedings, Aug. 1-6, 1993, p. 109-116.
Carpenter, L., "The A-buffer, An Antialaised Hidden Surface Method", SIGGRAPH 1984 Conference Proceedings, pp. 103-108.
Clark, J. and Hannah, "Distributed Proc in High Performance Smart Image Memory", LAMDA 4th Quarter, Oct. 1990, pp. 40-45.
Clark, J., "Hierarchical geometric Models for Visible Surface Algorithms", Communications of the ACM, vol. 19, No. 10, Oct. 1976.
Cook, R., "The Reyes Image Rendering Architecture", SIGGRAPH 1987 Conference Proceedings, pp. 95-102.
Deering, M. and Nelson, S. "Leo: A System for Cost Effective 3D Shaded . . . " Computer Graphics, Annual Conference Series, SIGGRAPH 1993 Conference Aug. 1-6.
Demetrescu, S. "High Speed Image Rasterization Using . . . " Stanford Tech Report 83-244, Jun. 1983.
Demetrescu, S. "High Speed Image Rasterization Using . . . " 1985 Chapel Hill Conference on VLSI, pp. 221-243.
Foley, van Dam, Feiner and Hughes, "Computer Graphics: Principles and Practice", 2nd Edition, ISBNO-201-12110-7, Addison-Wesley, 1990, cor. '92, Ch. 15, pp. 649-720.
Fuchs, H., et al. "Pixel-Planes 5: A Heterogeneous Multiprocessor . . . " SIGGRAPH 1989 Conference Proceedings, pp. 79-88.
Gharachorloo, N., et al. "A characterization of Ten Rasterization . . . ", SIGGRAPH 1989 Conference Proceedings, pp. 355-368.
Gharachorloo, No., et al. "Super Buffer: A systolic VLSI Graphics . . . " 1985 Chapel Hill Conf., ISBN 0-88175-103-0, Com. Science Press, pp. 285-305.
Garachorloo, et al. "Subnanosecond Pixel Renderer . . . " SIGGRAPH 1988 Conference Proceedings, Aug. 1988, pp. 41-49.
Greene, N., Kass, M., and Miller, G., "Hierarchial Z-Buffer Visibility . . . " SIGGRAPH 1993 Conference Proceedings, Aug. 1-6, 1993, pp. 231-238.
Gupta, S., "A VLSI Architecture for Updating . . . ", Computer Graphics, vol. 15, No. 3, Aug. 1981, pp. 71-78.
Gupta, S., "PS: Polygon Streams, A Distributed . . . ", Advances in Com. Graphics Hardware IV, ISBN 0-387-53473-3, Springer-Verlag, pp. 91-111.
Hu, Mei-Cheng, and Foley, J., "Parallel Processing Approaches . . . ", Computer and Graphics, vol. 9, No. 3, pp. 303-317, 1985.
Jackel, D. "The Graphics PARCUM System . . . ", Computer Graphics Forum, vol. 4, pp. 21-32, 1985.
Kaplan, M. and Greenberg, D., "Parallel Processing Techniques for Hidden . . . " SIGGRAPH 1979 Conference Proceedings, p. 300.
Kaufman, A., "A Two-Dimensional Frame Buffer Processor", Advances in Com. Graphics Hardware II, ISBN 0-387-50109-6, Springer-Verlag, pp. 67-83.
Nishizawa, T., et al., "A Hidden Surface Processor for 3 . . . " IEEE, ISSCC 1988, pp. 166-167, 351.
Ohhashi, M., et al., "A 32b 3-D Graphics Processor Chip with 10M . . . ", IEEE, ISSCC 1988, pp. 166-167, 351.
Oldfield, J. Williams, R., Wiseman, N., Brule, M., "Content Addressable . . . " Electronics Letters, vol. 23, No. 6, Mar. 1987, pp. 262-263.
Parke, F., "Simulation and Expected Performance of Multiple Processor . . . ", SIGGRAPH 1980 Conference Proceedings, pp. 48-56.
Pineda, J., "A Parallel Algorithm for Polygon Rasterization", SIGGRAPH 1988 Conference Proceedings, Aug. 1988.
Potmesil, M. and Hoffert, E., "The Pixel Machine: A Highly Parallel Image . . . ", SIGGRAPH 1989 Conference Proceedings, pp. 69-78.
Poulton, J., Fuchs, H., et al. "Pixel-Planes: Building a VLSI-Based . . . ", 1985 Chapel Hill Conference, ISBN 0-88175-103-0, Computer Science Press, pp. 35-60.
Schneider, B., "Towards A Taxonomy for Display Processors", Advances in Computer Graphics Hardware IV, ISBN 0-387-53473-3, Springer-Verlag, pp. 91-111.
Schneider, B., Clausen, U., "Proof: An Architecture for . . . " Advances in Comp. Graphics Hardware III, ISBN 0-387-53488-1, Springer-Verlag, pp. 67-83.
Soderberg, B., and Miller, D., "Image Generation Design for Ground-Based Network Training . . . ", Inter. Training Equipment Conf. May 4-6, 1993, London.
Sutherland, I. and Sproull, R., "A Characterization of ten Hidden-. . . " Computing Surveys, vol. 6, No. 1, Mar. 1974, pp. 1-55.
Torborg, G., "A Parallel Processor Architecture . . . " SIGGRAPPH 1987 Conference Proceedings, Jul. 27-31, 1987, pp. 197-204.
Weiler, K. and Atherton, P., "Hidden Surface Removal Using Polygon . . . ", Computer Graphics, vol. 11, No. 2, Jul. 1977, pp. 214-222.
Whelan, D., "A Rectangular Area Filling Display System . . . ", SIGGRAPH 1982 Conference Proceedings, Jul. 1982, pp. 147-153.
Franklin, W., "A Linear Time Exact Hidden Surface Algorithm", SIGGRAPH 1980 Conference Proceedings, pp. 117-123.
Franklin, W., "Parallel Object-Space Hidden Surface Removal", SIGGRAPH 1990 Conference Proceedings, pp. 87-94.

Affiliated with

Also associated with

Rating

Method and apparatus for simultaneous parallel query graphics re does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for simultaneous parallel query graphics re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simultaneous parallel query graphics re will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2331265