Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-08-21
2007-08-21
Shah, Kamini (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S019000, C702S089000, C702S124000
Reexamination Certificate
active
10109377
ABSTRACT:
A method and apparatus for cycle-based simulation of a transparent latch includes classifying a phase of the transparent latch, classifying a phase of an input to the transparent latch, and classifying a phase of a simulation cycle. The transparent latch is simulated as a cycle-based simulation element based on the phase of the transparent latch, the phase of the input to the transparent latch, and the phase of the simulation cycle.
REFERENCES:
patent: 4370709 (1983-01-01), Fosdick
patent: 5095454 (1992-03-01), Huang
patent: 5355321 (1994-10-01), Grodstein et al.
patent: 5721695 (1998-02-01), McMinn et al.
patent: 5740347 (1998-04-01), Avidan
patent: 5866904 (1999-02-01), Todokoro et al.
patent: 5886904 (1999-03-01), Dai et al.
patent: 5923564 (1999-07-01), Jones, Jr.
patent: 6081656 (2000-06-01), Witt
patent: 6378112 (2002-04-01), Martin et al.
patent: 7013438 (2006-03-01), Saldanha et al.
patent: 7089518 (2006-08-01), Bair et al.
patent: 2003/0106029 (2003-06-01), Kishinevsky et al.
patent: 2007/0061124 (2007-03-01), Van Huben et al.
DeVance-C-J, Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits, 1997, CPP Conference Paper.
John F. Wakerly, Digital Design Principles & Practices, 2000, Prentice-Hall, 3rd edition, pp. 11,15-16.
DeVance-C-J, Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits, 1997, CPP Conference Paper.
John F. Wakerly, Digital Design Principles & Practices, 2000, Prentice-Hall, 3rd edition, pp. 11,15-16.
Joon-Seo Yim et al., “A C-Based RTL Design Verificatino Methodology for Complex Microprocessor”, ACM, 1997.
John F. Wakerly, Digital Design Principles & Practices, 2000, Prentice-Hall, 3rd edition, pp. 11,15-16.
Joon-Seo Yim et al., “A C-Based RTL Design Verificatino Methodology for Complex Microprocessor”, ACM, 1997.
Osha & Liang LLP
Shah Kamini
Silver David
Sun Microsystems Inc.
LandOfFree
Method and apparatus for simulating transparent latches does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for simulating transparent latches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulating transparent latches will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3899990