Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Patent
1997-10-23
2000-10-17
Teska, Kevin J.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
703 17, 703 18, G06F 1750
Patent
active
06134513&
ABSTRACT:
A computer implemented method for simulating a resistive circuit, including a plurality of macro circuits that are arranged hierarchically. The method includes the steps of reading a netlist description of the resistive circuit and recursively traversing the resistive circuit starting from terminal nodes of a macro circuit at a highest level of hierarchy using precharacterizations of each of the plurality of macro circuits to determine node voltages and branch currents of the resistive circuit.
REFERENCES:
patent: 5050091 (1991-09-01), Rubin
patent: 5247468 (1993-09-01), Henrichs et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5313398 (1994-05-01), Rohrer et al.
patent: 5394346 (1995-02-01), Milsom
patent: 5548524 (1996-08-01), Hernandez et al.
patent: 5805860 (1998-09-01), Parham
patent: 5808896 (1998-09-01), Weber
patent: 5847966 (1998-12-01), Uchino et al.
patent: 5901064 (1999-05-01), Weber et al.
Karnik et al, ASIC Conf. and Exhibit, 1994, Proc. 7th Annual IEEE Int., Hierarchical mixed-level simulation of VHDL decriptions, pp. 170-173, Aug. 1994.
Grebene, Northcon/94, "A methodical approach for macromodeling of analog circuits", pp. 205-210, Oct. 1994.
Yoon, Circuits and Systems, 1994, Proc. of 37th Midwest Symposium, "Electrical simulation and analysis of large complex electrical systems", vol. 1, pp. 697-700, Aug. 1994.
Schulz et al., European Test Conf., 1989, "Hierarchical fault simulation in combinational circuits", pp. 33-40, Apr. 1989.
Behrens et al., Computer-Aided Design, 1996, ICCAD-96, IEEE/ACM Int. Conf., "Hierarchical partitioning", pp. 470-477, Nov. 1996.
Choi Kyle J.
Intel Corporation
Teska Kevin J.
LandOfFree
Method and apparatus for simulating large, hierarchical microele does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for simulating large, hierarchical microele, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulating large, hierarchical microele will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-478409