Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2011-04-26
2011-04-26
Lin, Sun J (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S106000, C716S107000
Reexamination Certificate
active
07934183
ABSTRACT:
One embodiment of the present invention provides a system that simulates behavioral constructs of a register transfer level design using indeterminate values. The system may receive hardware description language code which includes a construct that behaves differently depending on the value of an expression, e.g., the construct may execute different portions of code based on the value of a control expression, or it may store data in different storage locations based on the value of an index expression, etc. In response to determining that the expression's value is indeterminate, the system can execute two or more alternatives that are controlled by the expression, and then merge the results in some prescribed way. An embodiment of the present invention can enable a user to reduce the discrepancy between the results generated by a register transfer level simulation and the results generated by the associated gate level simulation.
REFERENCES:
patent: 6975976 (2005-12-01), Casavant et al.
patent: 7093216 (2006-08-01), Nozuyama
patent: 7292970 (2007-11-01), Hurlock
patent: 7464015 (2008-12-01), Iwashita
patent: 2002/0038203 (2002-03-01), Tsuchiya
patent: 2006/0155521 (2006-07-01), Iwashita
Bening, Lionel “A Two-State Methodology for RTL Logic Simulation”, DAC 99, New Orleans, Proceedings of the 36th ACM/IEEE Conference on Design Automation.
Turpin, Mike “The Dangers of Living with an X (bugs hidden in your Verilog)” Version 1.1 (Oct. 14, 2003), pp. 1-34, XP-002533090.
Howe, Helen “Pre- and Postsynthesis Simulation Mismatches”, Cadence Design Systems, Inc., IEEE 1997, pp. 24-31.
Haufe, Christian et al., “Ad-Hoc Translations to Close Verilog Semantics Gap”, 2008 IEEE.
Buck Joseph T.
Maturana Guillermo
Salz Arturo
Lin Sun J
Park Vaughan Fleming & Dowler LLP
Sahasrabuddhe Laxman
Synopsys Inc.
LandOfFree
Method and apparatus for simulating behavioral constructs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for simulating behavioral constructs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for simulating behavioral constructs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2621304