Boots – shoes – and leggings
Patent
1996-02-01
1998-04-28
Sheikh, Ayaz R.
Boots, shoes, and leggings
395737, 364230, G06F 946
Patent
active
057457700
ABSTRACT:
A microprocessor includes the capability to service at least one debug exception and an I/O trap generated during execution of a single instruction. After executing each instruction, the microprocessor determines whether a debug exception and an I/O trap occurred. If at least one debug exception and an I/O trap exist, then the microprocessor determines an active status for the debug exception. The microprocessor stores the contents of internal registers, constituting a state of the microprocessor, to memory, and latches a breakpoint status for the debug exception in a public debug status register. The breakpoint status is preserved by copying the breakpoint status to a private debug status register. The microprocessor services the I/O trap by executing a SMM handler, an upon returning from the SMM handler, the state of the microprocessor is restored. If the I/O trap serviced requires instruction restart, then the state of the microprocessor is adjusted to re-execute the instruction. The microprocessor copies the breakpoint status, stored in the private debug status register, to the public debug status register when the I/O trap does not require instruction restart. The debug exception is subsequently serviced by executing an INT1 handler.
REFERENCES:
patent: 4352157 (1982-09-01), Namimoto et al.
patent: 4719565 (1988-01-01), Moller
patent: 4809157 (1989-02-01), Eilert et al.
patent: 4841439 (1989-06-01), Nishikawa et al.
patent: 4930070 (1990-05-01), Yonekura et al.
patent: 5101497 (1992-03-01), Culley et al.
patent: 5161226 (1992-11-01), Wainer
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5201039 (1993-04-01), Sakamura
patent: 5287523 (1994-02-01), Allison et al.
patent: 5317745 (1994-05-01), Chan
patent: 5339437 (1994-08-01), Yuen
patent: 5349667 (1994-09-01), Kaneko
patent: 5363506 (1994-11-01), Fukuoka
patent: 5369770 (1994-11-01), Thomason et al.
patent: 5386563 (1995-01-01), Thomas
patent: 5392435 (1995-02-01), Masui et al.
patent: 5410715 (1995-04-01), Ishimoto et al.
Intel486.TM. SX Microprocessor Data Book; a publication of Intel Corporation, Aug., 1992.
Chung Chih-Hung
Thangadurai George
Intel Corporation
Myers Paul R.
Sheikh Ayaz R.
LandOfFree
Method and apparatus for servicing simultaneous I/O trap and deb does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for servicing simultaneous I/O trap and deb, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for servicing simultaneous I/O trap and deb will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1543020