Method and apparatus for serially programming a programmable log

Details Method and apparatus for serially programming a programmable log Method and apparatus for serially programming a programmable log

1996-03-28

1998-11-10

Canney, Vincent P.

Excavating

39518301, 271 223, G06F 1160

Patent

active

058355030

ABSTRACT:
A method and apparatus for serially programming or testing a programmable logic device. In one embodiment, the method comprises the steps of: instructing the programmable logic device, in one instruction, to load program data, load address information and program the program data into a memory location defined by the address information; loading the program data into a data storage element and the address information into an address storage element; and programming the program data into the memory location. The novel method further comprises the step of instructing the programmable logic device, in one instruction, to read verify data from the memory location, to compare the verify data with the program data and to program the program data into the memory location. The novel method further comprises the steps of comparing the verify data with the program data and generating a verify signal.

REFERENCES:
patent: 3831148 (1974-08-01), Greenwald et al.
patent: 4710927 (1987-12-01), Miller
patent: 4860293 (1989-08-01), Engel et al.
patent: 4872168 (1989-10-01), Aadsen et al.
patent: 4876640 (1989-10-01), Shankar et al.
patent: 4929889 (1990-05-01), Seiler et al.
patent: 5029133 (1991-07-01), Le Fetra et al.
patent: 5103450 (1992-04-01), Whetsel
patent: 5142223 (1992-08-01), Higashino et al.
patent: 5195097 (1993-03-01), Bogholtz, Jr. et al.
patent: 5258986 (1993-11-01), Zerbe
patent: 5301156 (1994-04-01), Talley
patent: 5311520 (1994-05-01), Raghavachari
patent: 5347523 (1994-09-01), Khatri et al.
patent: 5381419 (1995-01-01), Zorian
patent: 5396170 (1995-03-01), D'Souza et al.
patent: 5404526 (1995-04-01), Dosch et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5444716 (1995-08-01), Jarwala et al.
patent: 5448576 (1995-09-01), Russell
patent: 5526365 (1996-06-01), Whersel
patent: 5557619 (1996-09-01), Rapoport
patent: 5574684 (1996-11-01), Tomoeda
patent: 5574879 (1996-11-01), Wells et al.
patent: 5604756 (1997-02-01), Kawata
Lee, et al., "Pathlength Reduction Features in the PA-RISC Architecture", COMPCON IEEE, pp. 129-135; 1992.
Maunder, et al., "The Test Access Port & Boundary Scan Architecture", IEEE Computer Society Press, pp. 59-77; 1990.
Vinoski, "Rise++: A Symboloic Environment For Scan Based Testing"; IEEE Design & Test of Computers, vol. 10, Iss. 2, pp. 46-54; Jun. 1993.
XuBang, et al., "Design & Implemetation of a JTAG Boundary Scan Interface Controller", Asian Test Symposium, IEEE, pp. 215-218; 1993.

Affiliated with

Also associated with

Rating

Method and apparatus for serially programming a programmable log does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for serially programming a programmable log, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for serially programming a programmable log will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1524700