Patent
1994-10-31
1997-04-15
Sheikh, Ayaz R.
G06F 1340
Patent
active
056219016
ABSTRACT:
Circuitry and complementary logic are provided to a bus controller, a number of 1:n bus signal distributors, and a number of bus interfaces of an hierarchical bus assembly for electrically representing data and control states each other. The hierarchical serial bus assembly is used to serially interface a number of isochronous and asynchronous peripherals to the system unit of a computer system. The serial bus elements are interconnected to each other using low cost two wire signal cable. Electrical signals are propagated between the serial bus elements in a differential manner. These circuitry and complementary logic of the serial bus elements jointly implement inference of data and control states from the states and/or durations of the propagating electrical signals.
REFERENCES:
patent: 3245045 (1966-04-01), Randlev
patent: 3916387 (1975-10-01), Woodrum
patent: 4070704 (1978-01-01), Calle et al.
patent: 4092491 (1978-05-01), Frazer
patent: 4409656 (1983-10-01), Andersen et al.
patent: 4606052 (1986-08-01), Hirzel et al.
patent: 4660141 (1987-04-01), Ceccon et al.
patent: 4689740 (1987-08-01), Moelands et al.
patent: 4748346 (1988-05-01), Emori
patent: 4860314 (1989-08-01), Boisson
patent: 4885742 (1989-12-01), Yano
patent: 4893123 (1990-01-01), Boisson
patent: 4912633 (1990-03-01), Schweizer et al.
patent: 4914650 (1990-04-01), Sriram
patent: 4984190 (1991-01-01), Katori et al.
patent: 5001707 (1991-03-01), Kositpaiboon
patent: 5063574 (1991-11-01), Moore
patent: 5130983 (1992-07-01), Heffner, III
patent: 5137939 (1992-08-01), Abadi et al.
patent: 5179670 (1993-01-01), Farmwald et al.
patent: 5237690 (1993-08-01), Bealkowaski et al.
patent: 5257160 (1993-10-01), Yokohama et al.
patent: 5269011 (1993-12-01), Yanai et al.
patent: 5282202 (1994-01-01), Bernstein et al.
patent: 5317597 (1994-05-01), Eisele
patent: 5341131 (1994-08-01), Hoshino et al.
patent: 5341480 (1994-08-01), Wasserman et al.
patent: 5361261 (1994-11-01), Edem et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5386567 (1995-01-01), Lien et al.
patent: 5394556 (1995-02-01), Oprescu
patent: 5418478 (1995-05-01), Van Brunt et al.
patent: 5440181 (1995-08-01), Gruender, Jr. et al.
patent: 5440556 (1995-08-01), Edem et al.
patent: 5446765 (1995-08-01), Leger
patent: 5463620 (1995-10-01), Sriam
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5483518 (1996-01-01), Whetsel
Philips'I C (Inter-Integrated Circuit) Bus, 5 pages.
Concentration Highway Interface (CHI) AT&T Microelectronics Interface Specification, Nov. 1990 (DS90-124SMOS).
ATA/ANSI 878.1, Version 1.9 (59 Sheets), Copyright 1992 ARCNET Trade Association.
PCMCIA PC Card Standard, Release 2.01, 1.1 -4.8.9, Copyright 1992 PCMCIA.
Access.bus.TM.Specifications -Version 2.2.
High Performance Serial Bus, P1394/Draft 6.2v0, Copyright 1993 IEEE.
Morriss Jeff C.
Volk Andrew M.
Intel Corporation
Sheikh Ayaz R.
LandOfFree
Method and apparatus for serial bus elements of an hierarchical does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for serial bus elements of an hierarchical , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for serial bus elements of an hierarchical will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-369348