Method and apparatus for sequential programming of the bits in a

Static information storage and retrieval – Floating gate – Particular biasing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365185180, 365185230, 365189010, 365201, 365226, G11C 700

Patent

active

055373500

ABSTRACT:
An integrated circuit arrangement for providing programming voltages to a flash EEPROM memory array including an arrangement for selecting subsets of bits of a word which is to be programmed and applying programming voltages only to the memory transistors of a selected subset.

REFERENCES:
patent: 4949308 (1990-08-01), Araki et al.
patent: 5047985 (1991-09-01), Miyaji
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5200920 (1993-04-01), Norman et al.
patent: 5235545 (1993-08-01), McLaury
patent: 5263000 (1993-11-01), Van Buskirk et al.
patent: 5267218 (1993-11-01), Elbert
patent: 5282170 (1994-01-01), Van Buskirk et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for sequential programming of the bits in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for sequential programming of the bits in a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for sequential programming of the bits in a will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1789859

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.