Method and apparatus for self-timed digital data transfer and bu

Details Method and apparatus for self-timed digital data transfer and bu Method and apparatus for self-timed digital data transfer and bu

1992-03-27

1993-08-17

Fleming, Michael R.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

395325, 3408255, 370 852, 3642426, 36424292, 3642401, 3642715, 364DIG1, G06F 1336

Patent

active

052376966

ABSTRACT:
A self-timed bus arbitration and digital data transfer system is provided for a computer network having multiple master and slave devices sharing a digital data bus. Each master device includes a bus arbitration logic circuit having a time delay element. Each master contending for access to the data bus outputs an identifier on signal lines connecting the master devices. After a period of time comprising the slowest master's operational delay, the bus arbitration circuits determine, on a prioritized basis, which particular master shall have access to the data bus at that time. Upon gaining access, the particular master provides a request signal on a control line connecting the master and slave devices and provides an address on an address bus that may be multiplexed with the data bus. After each slave has decoded the address, as determined by the slowest slave's delay, an acknowledge signal is provided on the control line to the particular master so that data transfer may proceed to/from the selected slave. When the data transfer is complete, the selected slave signals the particular master to release the data bus for subsequent operations. Bus arbitration for a subsequent operation may be performed during the current data transfer. All operations are self-timed in that they do not require a bus clock, but they are constrained through wire-OR logic circuitry by the slowest device connected to the system, which includes all delays resulting from bus length, buffers, and environmental conditions.

REFERENCES:
patent: 4148011 (1979-04-01), McLagan et al.
patent: 4320467 (1982-03-01), Glass
patent: 4375639 (1983-03-01), Johnson, Jr.
patent: 4593350 (1986-06-01), Mitchell et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4779089 (1988-10-01), Theus
patent: 4789926 (1988-12-01), Clarke
patent: 4881195 (1989-11-01), DeLong et al.
patent: 4920486 (1990-04-01), Nielsen
patent: 4961140 (1990-10-01), Pechanek et al.
patent: 4972313 (1990-11-01), Getson, Jr. et al.

Affiliated with

Also associated with

Rating

Method and apparatus for self-timed digital data transfer and bu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for self-timed digital data transfer and bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for self-timed digital data transfer and bu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2251773