Method and apparatus for selectively enabling individual sets of

Details Method and apparatus for selectively enabling individual sets of Method and apparatus for selectively enabling individual sets of

1996-10-04

2000-02-08

Zarabian, A.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

365220, 365 63, G11C 800

Patent

active

060234415

ABSTRACT:
A method and apparatus for selectively enabling individual sets of registers in a row of a register array. One embodiment of the present invention is a register array that has a number of registers arranged in a number of rows and columns. Each row of registers includes N sets of registers, where N is an integer greater than 1. The register array also includes a said selector and N said-selecting enable lines for each row of registers. Each enable line of the N set-selecting enable lines couple the set selector to one set of registers of the N sets of registers in each row. In other words, the set selector enables a particular set of registers (i.e., causes a particular set of registers to output their contents on their output bit lines) by providing an enable signal to the particular set of registers on the enable line that couples the set selector to the particular set of registers.

REFERENCES:
patent: 4542486 (1985-09-01), Anami
patent: 5083294 (1992-01-01), Okajima
patent: 5193074 (1993-03-01), Anami
patent: 5369619 (1994-11-01), Ohba

Affiliated with

Also associated with

Rating

Method and apparatus for selectively enabling individual sets of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for selectively enabling individual sets of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selectively enabling individual sets of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1686024