Computer graphics processing and selective visual display system – Display driving control circuitry – Waveform generator coupled to display elements
Patent
1998-06-30
2000-12-05
Shankar, Vijay
Computer graphics processing and selective visual display system
Display driving control circuitry
Waveform generator coupled to display elements
345204, 345 55, G09G 500, G09G 320
Patent
active
061573752
ABSTRACT:
A method and apparatus for driving a plurality of addressable elements consist of driving and selectively enabling one or more addressable elements arranged as an M.times.N array using two drivers. A first and a second driver are used to drive first and second signals at slightly different frequencies on a first and a second display conductor. A plurality of pixels, coupled between the first and second display conductors, is addressed according to a pixel location in which the first signal is approximately in phase with the second signal. The pixel scan rate is proportional to the difference between the first and second signal frequencies. The first and second conductors may contain a plurality of delay elements and tap-off points. Conducting lines may be terminated by their characteristic impedance to prevent any reflection of the traveling signals. The periods of the first and second signals may be greater than or approximately equal to a propagation delay of between first and last tap-off points on the first and second conductors, respectively. The pulse width of the first and second signals may be less than or approximately equal to a propagation time of the first and second signal between adjacent tap-off points on the first and second display conductors, respectively. The matrix display pixels are selectively enabled by modulating an amplitude of the first signal and/or an amplitude of the second signal when the selected pixel location(s) is addressed so that the voltage differential between the first and second signals is sufficient to enable the addressed pixel.
REFERENCES:
patent: 4543572 (1985-09-01), Tanaka et al.
patent: 4775861 (1988-10-01), Saito
patent: 5436635 (1995-07-01), Takahara et al.
patent: 5519414 (1996-05-01), Gold et al.
patent: 5977961 (1999-11-01), Rindal
European Search Report, Application No. 99304752, mailed Oct. 20, 1999.
Law Michele
Miseli Joseph
Rindal Abraham
Kowert Robert C.
Piziali Jeff
Shankar Vijay
Sun Microsystems Inc.
LandOfFree
Method and apparatus for selective enabling of addressable displ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for selective enabling of addressable displ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for selective enabling of addressable displ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-965895