Patent
1996-05-22
1998-02-24
Lane, Jack A.
3954211, 395181, 39518213, 39518218, 395800, G06F 926, G06F 1200, G06F 1210
Patent
active
057218579
ABSTRACT:
A method is provided for recovering the effective address of memory instructions in an out-of-order microprocessor for use by an exception handler upon the occurrence of one of an exception and a systems management interrupt. The microprocessor comprises at least one execution unit for executing a plurality of instructions out-of-order and a re-order buffer having storage locations for buffering result data produced from the execution of the plurality of instructions. Each instruction is associated with a location designator to identify a unique storage location within the re-order buffer in which the result data for an executed instruction is written. The microprocessor further comprises a memory order buffer having storage locations for buffering memory instructions waiting for access to memory for execution, these storage locations also being identified by corresponding location designators. According to this embodiment of the microprocessor, the effective address of memory instructions can be reconstructed by utilizing the location designators of the ROB (Reorder Buffer) to find the corresponding storage location in the MOB (Memory Order Buffer) at which place the linear address for the instruction may be found. By associating both the retirement and exception information of the memory instructions stored within the storage locations of the re-order buffer with the corresponding memory instructions and information stored within the memory order buffer, the linear address of either the youngest, valid, retiring memory uop or the oldest, valid, excepted memory uop can be selected, written to memory and subsequently used to reconstruct the effective address of the memory instruction for use by an exception handler.
REFERENCES:
patent: 4797816 (1989-01-01), Uchiyama et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5257214 (1993-10-01), Mason et al.
patent: 5341482 (1994-08-01), Cutler et al.
patent: 5355457 (1994-10-01), Shebawow et al.
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5398330 (1995-03-01), Johnson
patent: 5404467 (1995-04-01), Saba et al.
patent: 5404557 (1995-04-01), Yamashita
patent: 5420990 (1995-05-01), McKeen et al.
patent: 5421020 (1995-05-01), Levitan
patent: 5421022 (1995-05-01), McKeen et al.
patent: 5517651 (1996-05-01), Huck et al.
patent: 5517657 (1996-05-01), Rodgers et al.
patent: 5557763 (1996-09-01), Senter et al.
patent: 5590297 (1996-12-01), Huck et al.
Tse Yu Yeh and Yale N. Patt, Two-Level Adaptive Branch Prediction, the 24th ACM/IEEE International Symposium and Workshop on MicroArchitecture, Nov. 1991.
Tse Yu Yeh and Yale N. Patt, Alternative Implementations of Two-Level Adaptive Branch Prediction, Proceedings of the Nineteenth International Symposium on Computer Architecture, May 1992.
"Superscalar Microprocessor Design" by Mike Johnson, Advanced Micro Devices, Prentice Hall, 1991.
Popescu et al. "The Metaflow Architecture" IEEE Micro Jun. 1991, pp.10-13 and 63-73.
Intel Microprocessor and Peripheral Handbook, Intel Corp, 1989 pp. 4-12 and 4-13.
Abramson Jeffrey M.
Alexander, III William C.
Bajwa Atiq
Glew Andrew F.
Konigsfeld Kris G.
Intel Corporation
Lane Jack A.
Nguyen Than V.
LandOfFree
Method and apparatus for saving the effective address of floatin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for saving the effective address of floatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for saving the effective address of floatin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1880819