Method and apparatus for routing in reduced switch matrices to p

Details Method and apparatus for routing in reduced switch matrices to p Method and apparatus for routing in reduced switch matrices to p

1994-07-25

1996-11-05

Horabik, Michael

Communications: electrical

Continuously variable indicating

With meter reading

340825800, 340825830, 340826, 326 41, H04B 338

Patent

active

055721982

ABSTRACT:
A field programmable gate array in which the pattern of a first smaller switch matrix is continued into a number of other smaller reduced switch matrices necessary to provide full coverage for all of the input conductor combinations at the output conductors.

REFERENCES:
patent: 4717844 (1988-01-01), Shima et al.
patent: 4989022 (1991-01-01), Hwang et al.
patent: 5072217 (1991-12-01), Georgion et al.
patent: 5153463 (1992-10-01), Keiichi
patent: 5204556 (1993-04-01), Shanker
patent: 5276445 (1994-01-01), Mita et al.
patent: 5396126 (1995-03-01), Britton et al.

Affiliated with

Also associated with

Rating

Method and apparatus for routing in reduced switch matrices to p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for routing in reduced switch matrices to p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for routing in reduced switch matrices to p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2017690