Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Reexamination Certificate
2000-05-26
2003-12-30
Tung, Kee M. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
C345S644000, C345S427000
Reexamination Certificate
active
06670958
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to routing graphics data, and more particularly to a method and apparatus for routing graphic data to one of a plurality of graphics devices.
BACKGROUND OF THE INVENTION
Graphics processors are used to render images based upon data and/or commands issued by a system processor. Multiple graphics processors have been used in order to improve the rate at which graphics data has been rendered. By dividing the rendering workload among multiple independent graphics processors, the workload of rendering graphics is multiplexed, resulting in a system capable of rendering images at a greater rate. However, because of the independent nature of multiple graphics processors used in the prior art, certain efficiencies based upon reuse of rendered data are lost. In some instances, a specific use of multiple graphics processors partitions the rendering tasks of one or several frames into separate portions to be distributed among separate processors. However, a problem occurs when the system bus, system software, or rendering software is not capable of supporting multiple graphics devices. Another problem occurs when devices being connected through a bridge support different aspects of various protocols.
Therefore, a system and/or method capable of multiplexing the rendering of images, while maintaining efficiencies associated with the reuse of rendered data would be advantageous.
REFERENCES:
patent: 5377313 (1994-12-01), Scheibl
patent: 5581665 (1996-12-01), Sugiura et al.
patent: 5794016 (1998-08-01), Kelleher
patent: 6014144 (2000-01-01), Nelson et al.
patent: 6108460 (2000-08-01), Rich
patent: 6167476 (2000-12-01), Olarig et al.
patent: 6285779 (2001-09-01), Lapidous et al.
patent: 6476807 (2002-11-01), Duluk et al.
Vartanian, et al, Evaluation of High Performance Multicache Parallel Texture Mapping, Proceedings of the 12th International Conference on Supercomputing, Melbourne, ACM Press, New York, NY, 1998, pp. 289-296.*
Owen, et al, Bottleneck-Free Separable Affine Image Warping, Image Processing, 1997, vol. 1, pp. 683-686.*
Klauser, et al, Instruction Fetch Mechanisms for Multipath Execution Processors, Proceedings of the 32d Annual ACM/IEEE International Symposium on Microarchitecture, 1999, IEEE Computer Society, Washington, D.C., pp. 38-47.*
McCormack, et al, NEON: A Single-Chip 3D Workstation Graphics Accelerator, Proceedings of the 1998 EUROGRAPHICS/SIGGRAPH Workshop on Graphics Hardware, ACM Press, New York, NY, 1998, pp. 123-132.
Aleksic Milivoje
Asaro Antonio
Caruk Gordon
Gruber Andrew E.
Laksono Indra
ATI International Srl
Tung Kee M.
LandOfFree
Method and apparatus for routing data to multiple graphics... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for routing data to multiple graphics..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for routing data to multiple graphics... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3099011