Multiplex communications – Wide area network – Packet switching
Patent
1994-01-27
1996-06-18
Safourek, Benedict V.
Multiplex communications
Wide area network
Packet switching
370 941, H04L 1256, H04Q 1104
Patent
active
055285929
ABSTRACT:
An ingress processor (16) includes an ingress controller (34) that controls the flow of asynchronous transfer mode (ATM) cells placed in the ingress cell memory (32) by a cell loader (30). The ingress controller (34) links together ATM cells within the ingress cell memory (32) that correspond to a particular packet. The ingress controller (34) sends the beginning of message cell (BOM) to a route cell buffer (42) for processing by an ingress router (44). The ingress router (44) determines routing information from content addressable memories (72) and routed cache associative memory (73) corresponding to the BOM cell within the route cell buffer (42). A router controller (60) within the ingress router (44) generates a setup ATM cell containing the retrieved routing information and sends the setup ATM cell to the ingress processor (34) through the route cell buffer (42). The ingress processor (34) sends the setup cell, the BOM cell, a transmit agent (48) through a transmit agent cell buffer (46) for transmission out of the ingress processor (16). The transmit agent (48) transmits all subsequent cells of the packet. Routing information for the packet is also stored in a VCI table (50) for use by the transmit agent (48) such that further route determinations for subsequent cells within a packet need not be determined by the ingress router (44).
REFERENCES:
patent: 4484326 (1984-11-01), Turner
patent: 4488288 (1984-12-01), Turner
patent: 4488289 (1984-12-01), Turner
patent: 4550397 (1985-10-01), Turner et al.
patent: 4829227 (1989-05-01), Turner
patent: 4849968 (1989-07-01), Turner
patent: 4862451 (1989-08-01), Closs et al.
patent: 4922244 (1990-05-01), Hullett et al.
patent: 4947388 (1990-08-01), Kuwahara et al.
patent: 4955020 (1990-09-01), Stone et al.
patent: 4956839 (1990-09-01), Torii et al.
patent: 5001704 (1991-03-01), Narup et al.
patent: 5029124 (1991-07-01), Leahy et al.
patent: 5029164 (1991-07-01), Goldstein et al.
patent: 5050166 (1991-09-01), Cantoni et al.
patent: 5062106 (1991-10-01), Yamazaki et al.
patent: 5130975 (1992-07-01), Akata
patent: 5130984 (1992-07-01), Cisneros
patent: 5132966 (1992-07-01), Hayano et al.
patent: 5144619 (1992-09-01), Munter
patent: 5144622 (1992-09-01), Takiyasu et al.
patent: 5150358 (1992-09-01), Punj et al.
patent: 5163045 (1992-11-01), Caram et al.
patent: 5226039 (1993-07-01), Frank et al.
patent: 5237564 (1993-08-01), Lespagnol
patent: 5280476 (1994-01-01), Kojima et al.
patent: 5301184 (1994-04-01), Uriu et al.
patent: 5315586 (1994-05-01), Charvillat
"Connectionless Cell Switching Schemes For Broadband ISDN" by K. Yamazaki et al, pp. 1-6, 1990.
Steven E. Minzer, "Broadband ISDN and Asynchronous Transfer Mode (ATM)", IEEE Communications Magazine, pp. 17-57, Sep. 1989.
A. Lyman Chapin, "Connections and Connectionless Data Transmission", Proceedings of the IEEE, pp. 1365-1371, vol. 71, No. 12, Dec. 1983.
Abdi R. Modarressi and Ronald A. Skoog, "Signaling System No. 7: A Tutorial", IEEE Communications Magazine, pp. 19-35, Jul. 1990.
L. G. Roberts, "The Evolution of Packet Switching", Proceedings of the IEEE, pp. 1307-1313, vol. 66, No. 11, Nov. 1978.
Duffie P. Kingston
Schibler Ross M.
Yang Kai Y.
DSC Communications Corporation
Patel Ajit
Safourek Benedict V.
LandOfFree
Method and apparatus for route processing asynchronous transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for route processing asynchronous transfer , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for route processing asynchronous transfer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-228947