Method and apparatus for rewinding emulated memory circuits

Details Method and apparatus for rewinding emulated memory circuits Method and apparatus for rewinding emulated memory circuits

2006-03-16

2009-06-30

Phan, Thai (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Emulation

Of peripheral device

C703S027000, C710S008000, C711S006000

Reexamination Certificate

active

07555424

ABSTRACT:
Methods and apparatus, including computer program products, for emulating a memory circuit in a logic emulation system. The system includes at least one log memory associated with the emulated memory. Each log memory location is marked invalid at a predetermined time. The system receives one or more memory write requests after the predetermined time, each memory write request specifying new data to be written to a specified memory location. If a log memory location corresponding to the specified memory location is marked invalid, a pre-write content of the specified memory location is copied to the corresponding log memory location and the corresponding log memory location is marked as valid, prior to writing the new data at the specified memory location in the emulated memory. The emulated memory is restored to the predetermined time by copying a content of each log memory location marked valid to the emulated memory.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4488354 (1984-12-01), Chan et al.
patent: 4510602 (1985-04-01), Engdahl et al.
patent: 4583169 (1986-04-01), Cooledge
patent: 4587625 (1986-05-01), Marino, Jr. et al.
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4675832 (1987-06-01), Robinson et al.
patent: 4695968 (1987-09-01), Sullivan, II et al.
patent: 4697241 (1987-09-01), Lavi
patent: 4706216 (1987-11-01), Carter
patent: 4725971 (1988-02-01), Doshi et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4758985 (1988-07-01), Carter
patent: 4782440 (1988-11-01), Nomizu et al.
patent: 4862347 (1989-08-01), Rudy
patent: 4879646 (1989-11-01), Iwasaki et al.
patent: 4899273 (1990-02-01), Omoda et al.
patent: 4901259 (1990-02-01), Watkins
patent: 4914612 (1990-04-01), Beece et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 4958324 (1990-09-01), Devin
patent: 5036473 (1991-07-01), Butts et al.
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: 5126966 (1992-06-01), Hafeman et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5339262 (1994-08-01), Rostoker et al.
patent: 5386550 (1995-01-01), Yumioka et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5448496 (1995-09-01), Butts et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5455929 (1995-10-01), Bosshart et al.
patent: 5475830 (1995-12-01), Chen
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5546562 (1996-08-01), Patel
patent: 5551013 (1996-08-01), Beausoleil
patent: 5568380 (1996-10-01), Brodnax et al.
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5588113 (1996-12-01), Johnson
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5604889 (1997-02-01), Pickens et al.
patent: 5680583 (1997-10-01), Kuijsten
patent: 5754827 (1998-05-01), Barbier et al.
patent: 5777489 (1998-07-01), Barbier et al.
patent: 5790832 (1998-08-01), Barbier et al.
patent: 5819065 (1998-10-01), Chilton et al.
patent: 5822564 (1998-10-01), Chilton et al.
patent: 5920712 (1999-07-01), Kuijsten
patent: 5923865 (1999-07-01), Chilton et al.
patent: 5943490 (1999-08-01), Sample
patent: 5960191 (1999-09-01), Sample et al.
patent: 6035117 (2000-03-01), Beausoleil et al.
patent: 6051030 (2000-04-01), Beausoleil et al.
patent: 6061511 (2000-05-01), Marantz et al.
patent: 6088773 (2000-07-01), Kano et al.
patent: 6148416 (2000-11-01), Masubuchi
patent: 6446249 (2002-09-01), Wang et al.
patent: 6622263 (2003-09-01), Stiffler et al.
patent: 6640278 (2003-10-01), Nolan et al.
patent: 6694385 (2004-02-01), Fuoco et al.
patent: 6766428 (2004-07-01), Saulsbury et al.
patent: 6850916 (2005-02-01), Wang
patent: 7058849 (2006-06-01), Erstad
patent: 7440884 (2008-10-01), Beletsky et al.
patent: 2002/0170015 (2002-11-01), Hornung et al.
patent: 2003/0163763 (2003-08-01), DeLano
patent: 2004/0148153 (2004-07-01), Beletsky et al.
Bob Janssens et al., “The Performance of Cache-Based Error Recovery in Multiprocessors”, Oct. 1994, IEEE Transactions on Parallel and Distributed Systems, vol. 5, No. 10, pp. 1033-1043.
Nicholas S. Bowen et al., “Processor-and Memory-Based Checkpoint and Rollback Recovery”, Feb. 1993, IEEE Computer, vol. 26, Issue 2, pp. 22-31.
Mar. 23, 2006, Office Action for U.S. Appl. No. 10/373,558.
Jul. 21, 2006, Office Action for U.S. Appl. No. 10/373,558.
Aug. 20, 2007, Office Action for U.S. Appl. No. 10/373,558.
Mar. 31, 2008, Office Action for U.S. Appl. No. 10/373,558.

Affiliated with

Also associated with

Rating

Method and apparatus for rewinding emulated memory circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for rewinding emulated memory circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for rewinding emulated memory circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4144732