Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2007-09-04
2007-09-04
Pan, Daniel H. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S228000
Reexamination Certificate
active
10320018
ABSTRACT:
A method and an apparatus for retiming in a network of multiple context processing elements in a network of multiple context processing elements are provided. A programmable delay element is configured to programmably delay signals between a number of multiple context processing elements of an array without requiring a multiple context processing element to implement the delay. The output of a first multiple context processing element is coupled to a first multiplexer and to the input of a number of serially connected delay registers. The output of each of the serially connected registers is coupled to the input of a second multiplexer. The output of the second multiplexer is coupled to the input of the first multiplexer, and the output of the first multiplexer is coupled to a second multiple context processing element. The first and second multiplexers are provided with at least one set of data representative of at least one configuration memory context of a multiple context processing element. The first and second multiplexers are controlled to select one of a number of delay durations in response to the received set of data. A delay is programmed in the network structure in response to a data type being transferred between particular multiple context processing elements.
REFERENCES:
patent: 4597041 (1986-06-01), Guyer et al.
patent: 4625290 (1986-11-01), White
patent: 4748585 (1988-05-01), Chiarulli et al.
patent: 4754412 (1988-06-01), Deering
patent: 4858113 (1989-08-01), Saccardi
patent: 4870302 (1989-09-01), Freeman
patent: 4967340 (1990-10-01), Dawes
patent: 5020059 (1991-05-01), Gorin et al.
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5301340 (1994-04-01), Cook
patent: 5313648 (1994-05-01), Ehlig et al.
patent: 5317209 (1994-05-01), Garverick et al.
patent: 5317755 (1994-05-01), Hartley et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5426378 (1995-06-01), Ong
patent: 5457408 (1995-10-01), Leung
patent: 5469003 (1995-11-01), Kean
patent: 5526499 (1996-06-01), Bernstein et al.
patent: 5550540 (1996-08-01), Furlan et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5684980 (1997-11-01), Casselman
patent: 5692165 (1997-11-01), Jeddeloh et al.
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5754818 (1998-05-01), Mohamed
patent: 5765209 (1998-06-01), Yetter
patent: 5778439 (1998-07-01), Trimberger et al.
patent: 5802385 (1998-09-01), Densham et al.
patent: 5864706 (1999-01-01), Kurokawa et al.
patent: 6526498 (2003-02-01), Mirsky et al.
Mirsky, Ethan A., “Coarse-Grain Reconfigurable Computing,” thesis submitted at the Massachusetts Institute of Technology, Jun. 1996.
Hon, et al., “Reinventing Computing,” Mar. 1996, MIT A1 Lab; p. 1.
Baker, “Programming silicon,” Aug. 28, 1995, Electronic Engineering Times, p. 73.
Brown, “Smart Compilers Puncture Code Bloat,” Oct. 9, 1995, Electronic Engineering Times, p. 38 and 42.
Snyder, “Taxonomy of Synchronous Parallel Machines,” Proceedings of the 1988 International Conference on Parallel Processing, Aug. 15-19, 1998, pp. 281-285.
Gray, et al., “Configurable Hardware: A New Paradigm for Computation,” 1989, Massachusetts Institute of Technology, pp. 279-296.
Carter, et al, A User Programmable Reconfigurable Logic Array, IEEE 1986 Custom Integrated Circuits Conference, pp. 233-235.
Valero-Garcia, et al., “Implementation of Systolic Algorithms Using Pipelined Functional Units,” IEEE Proc. on the Int'l Conference on Application Specific Array Processors, Sep. 5-7, 1990, pp. 273-283.
Razdan, et al., “A High-Performance Microarchitecture with Hardware-Programmable Functional Units,” Micro-27 Proc. 27thAnn. International Symposium on Microarchitecture, Nov. 30-Dec. 2, 1994, pp. 172-180.
Guo, et al., “A Novel Programmable Interconnect Architecture with Decoded Ram Storage,” Proceedings of the IEEE Custom Integrated Circuits Conference, May 1-4, 1994, pp. 193-196.
Vuillemin, et al., “Programmable Active Memories: Reconfigurable Systems Come of Age,” IEEE Transactions on VLSI Systems, 1995, pp. 1-15.
Johnson, et al., “General-Purpose Systolic Arrays,” IEEE Nov. 1993, p. 20-31.
Clark, “Pilkington Preps Reconfigurable Video DSP,” EE Times, week of Jul. 31, 1995.
Fiske, et al., “The Reconfigurable Arithmetic Processor,” The 15thAnnual International Symposium on Computer Architecture, May 30-Jun. 2, 1988, pp. 30-36.
Beal, et al., “Design of a Processor Element for a High Performance Massively Parallel SIMD System,” International Journal of High Speed Computing, vol. 7, No. 3, Sep. 1995, pp. 365-390.
Snyder, “An Inquiry into the Benefits of Multigauge Parallel Computation,” Proceedings of the 1995 International Conference on Parallel Processing, Aug. 20-23, 1995, pp. 488-492.
Wang, et al., “An Array Architecture for Reconfigurable Datapaths,” More FPGA's, W.R. Moore & W. Luk; 1994 Abingdon EE&CD Books, pp. 35-46.
Bridges, “The CPA Machine: A Generally Partitionable MSIMD Architecture,” IEEE Third Symposium on The Frontiers of Massively Parallel Computation, Feb. 1990, pp. 196-203.
Morton, et al., “The Dynamically Reconfigurable CAP Array Chip I,” IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 820-826.
Alexander, et al., “A Reconfigurable Approach to a Systolic Sorting Architecture,” IEEE Feb. 1989, pp. 1178-1182.
Blazek, et al., “Design of a Reconfigurable Parallel RISC-Machine,” North Holland Microprocessing and Microprogramming, 1987, pp. 39-46.
Masera, et al., “Microprogrammable Parallel Architecture for DSP,” Proceedings of the International Conference on Circuits and Systems, Jun. 1991, p. 824-827.
Xilinx Advance Product Information, “XC6200 Field Programmable Gate Arrays,” Jan. 9, 1997 (Version 1.8), pp. 1-53.
Sowa, et al., “Parallel Execution on the Function-Partitioned Processor with Multiple Instruction Streams,” Systems and Computers in Japan, vol. 22, No. 4, 1991, pp. 22-27.
Eslick Ian
French Robert
Mirsky Ethan
Broadcom Corporation
Pan Daniel H.
LandOfFree
Method and apparatus for retiming in a network of multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for retiming in a network of multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for retiming in a network of multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3768579