Method and apparatus for rendering lines

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395162, G06T 120

Patent

active

054209722

ABSTRACT:
A bitblt and line draw parameter calculator for preprocessing address information for a bitblt and line draw sequencer. The sequencer computes individual pixel addresses, controls color interpolation pacing and communicates with the memory hypervisor. By partitioning memory addressing into two tasks a first line or bitblt need only be partially processed prior to starting processing on a second line or bitblt.

REFERENCES:
patent: 4538144 (1985-08-01), Yamagami
patent: 4586038 (1986-04-01), Sims et al.
patent: 4609917 (1986-09-01), Shen
patent: 4626838 (1986-12-01), Tsujioka et al.
patent: 4648049 (1987-03-01), Dines et al.
patent: 4658247 (1987-04-01), Gharachorloo
patent: 4677573 (1987-06-01), Brown et al.
patent: 4679041 (1987-07-01), Fetter et al.
patent: 4697178 (1987-09-01), Heckel
patent: 4725831 (1988-12-01), Coleman
patent: 4758965 (1988-07-01), Liang et al.
patent: 4805116 (1989-02-01), Liang et al.
patent: 4951229 (1990-08-01), DiNicola et al.
patent: 4958303 (1990-09-01), Assarpour et al.
patent: 5001651 (1991-03-01), Rehme et al.
patent: 5010515 (1991-04-01), Torborg, Jr.
patent: 5113494 (1992-05-01), Menendez et al.
patent: 5136689 (1992-08-01), Walller
patent: 5185599 (1993-02-01), Doornink et al.
Foley et al, Computer Graphics Principles and Practice pp. 72-91, 612-613, 855-921 (1990).
IBM Technical Disclosure Bulletin, vol. 29, No. 6, pp. 2526-2527, Nov. 1986, "Color Display Window Control".
IBM Technical Disclosure Bulletin, vol. 28, No. 12, pp. 5209-5210, May 1986, "Hardware Display Windowing System".
IBM Technical Disclosure Bulletin, vol. 27, No. 8, pp. 4618-4622, Jan. 1985, "Raster Graphics Drawing Hardware".
IBM Technical Disclosure Bulletin, vol. 27, No. 7B, pp. 4544-4545, Dec. 1984, "Techniques for Dynamic RAM Bandwidth Utilization".
IBM Technical Disclosure Bulletin, vol. 20, No. 9, pp. 3703-3706, Feb. 1978, "Generation of Points Using Bresenham's Algorithm".
Research Disclosure, Mar. 1990, No. 311, "Automatic BitBlt Direction Calculation".
Computer Graphics, vol. 22, No. 4, pp. 21-30, Aug. 1988, "The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics".
SIGGRAPH '86, by Roger W. Swanson et al, pp. 95-101, "A Fast Shaded-Polygon Renderer".
Computer Graphics, by J. D. Foley et al, pp. 72-81, 1982.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for rendering lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for rendering lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for rendering lines will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-368997

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.