Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
1999-12-30
2004-08-03
Duong, Frank (Department: 2666)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S517000, C375S354000, C327S141000
Reexamination Certificate
active
06771669
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to dynamic random access memory, and, more specifically, to connecting heritage dynamic random access memory in a high-speed dynamic random access memory environment.
BACKGROUND
Dynamic random access memory (DRAM) is a general-purpose high-performance memory device suitable for use in a broad range of applications. DRAM allows high bandwidth for multiple, simultaneous, randomly addressed memory transactions. Many kinds of DRAM have been utilized, such as fast page mode (FPM) DRAM, extended data output (EDO) DRAM, synchronous DRAM (SDRAM), and Rambus® DRAM (RDRAM). Newer kinds of DRAM, such as RDRAM, typically have better performance than earlier kinds of DRAM, such as EDO DRAM. Earlier kinds of DRAM with respect to the age of a given computer system may be referred to as heritage DRAM with respect to that computer system. Hence the use of the newer kinds of DRAM is generally preferred over the use of heritage DRAM in computer systems.
A chipset for implementing the functions of a motherboard in a computer system may interface with a preferred type of DRAM, typically a high-speed DRAM, but may also contain compatibility circuitry for allowing the use of heritage DRAM. For example, a chipset for a personal computer motherboard may have optimal performance with SDRAM but may also include circuitry to interface with heritage DRAM types such as FPM DRAM. Reasons for including compatibility circuitry for heritage DRAM may include the fact that a customer may already have large stocks of heritage DRAM in inventory or that temporary shortages of the preferred memory type may exist in the marketplace.
Among the highest-speed memory performances currently available utilize RDRAM. The RDRAM is a synchronous DRAM operating in data packet mode at very high clock rates (e.g. at 400 MHz), and transfers data on both falling and rising edges of the RDRAM clock (e.g. at 800 MHz). With respect to processors utilizing RDRAM, normal SDRAM is a heritage DRAM type. For various reasons, including those given above, it may be advantageous to provide an interface for SDRAM in a primarily RDRAM motherboard environment.
Earlier motherboards could readily accommodate SDRAM, EDO DRAM, and FPM DRAM because of similarities in clocking and data presentation. However, RDRAM differs from SDRAM in clock rate and phase, data packet configuration, and signaling logic levels. Utilizing large amounts of buffering memory would be inefficient and costly.
SUMMARY OF THE INVENTION
A method and apparatus for synchronizing a synchronizing clock is disclosed. This method and apparatus includes generating an initial synchronizing clock from a reference clock. It then includes receiving a synchronizing packet utilizing the initial synchronizing clock. Finally, it includes delaying a clock transition of the initial synchronizing clock in response to received data of the synchronizing packet.
REFERENCES:
patent: 6128749 (2000-10-01), McDonnell et al.
patent: 6396887 (2002-05-01), Ware et al.
patent: 6449679 (2002-09-01), Ryan
Intel, Intel 82805AA Memory Translator Hub (MTH) Datasheet, pp. 1-50, Nov. 1999.*
Rambus Technology Overview, Feb. 12, 1999, 14 pages.
Rambus Technology Overview, Aug. 23, 1999, 15 pages.
Rambus “Advance Information”, Direct RDRAM data sheet, Oct. 2, 1997, 48 pages.
MICRON, “Synchronous Dram Module”, SDRAM DIMMs, 4,8 Meg. x 64 data sheet, 17 pages.
MICRON, “Technical Note” TN-48-03, High Performance With SDRAM Modules, 6 pages.
MICRON, “Technical Note” TN-48-01, R-M-W Cycles With SDRAMs, 3 pages.
IBM MicroNews, “SyncCHRONOUS DRAMs: The DRAM of the Future,” Jan. 1996, 3 pages.
“JEDEC SDRAM”, http://www.tomshardware.com/guides/ram/index8.html, Oct. 24, 1998, 4 pages.
McDonnell David J.
Sinha Himanshu
Duong Frank
Intel Corporation
Nicholls Dennis A.
LandOfFree
Method and apparatus for remote memory clock synchronization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for remote memory clock synchronization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for remote memory clock synchronization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3360308