Electrical computers and digital processing systems: processing – Processing architecture – Data driven or demand driven processor
Reexamination Certificate
2005-06-07
2005-06-07
Pan, Daniel H. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Data driven or demand driven processor
C712S219000, C712S228000, C712S248000, C711S138000, C711S153000, C711S173000, C718S108000
Reexamination Certificate
active
06904511
ABSTRACT:
Techniques for thread-based register file access by a multithreaded processor are disclosed. The multithreaded processor determines a thread identifier associated with a particular processor thread, and utilizes at least a portion of the thread identifier to select a particular portion of an associated register file to be accessed by the corresponding processor thread. In an illustrative embodiment, the register file is divided into even and odd portions, with a least significant bit or other portion of the thread identifier being used to select either the even or the odd portion for use by a given processor thread. The thread-based register file selection may be utilized in conjunction with token triggered threading and instruction pipelining. Advantageously, the invention reduces register file port requirements and thus processor power consumption, while maintaining desired levels of concurrency.
REFERENCES:
patent: 5226131 (1993-07-01), Grafe et al.
patent: 5404469 (1995-04-01), Chung et al.
patent: 5649135 (1997-07-01), Pechanek et al.
patent: 5659785 (1997-08-01), Pechanek et al.
patent: 5682491 (1997-10-01), Pechanek et al.
patent: 6038643 (2000-03-01), Tremblay et al.
patent: 6073159 (2000-06-01), Emer et al.
patent: 6079010 (2000-06-01), D'Arcy et al.
patent: 6128641 (2000-10-01), Fleck et al.
patent: 6128720 (2000-10-01), Pechanek et al.
patent: 6230251 (2001-05-01), Batten et al.
patent: 6256725 (2001-07-01), Batten et al.
patent: 6260189 (2001-07-01), Batten et al.
patent: 6269437 (2001-07-01), Batten et al.
patent: 6282585 (2001-08-01), Batten et al.
patent: 6317821 (2001-11-01), Batten et al.
patent: 6341347 (2002-01-01), Joy et al.
patent: 6643747 (2003-11-01), Hammarlund et al.
C. J. Glossner, “The Delft-Java Engine,” Doctoral Thesis, Delft University of Technology, Netherlands, Nov. 5, 2001.
“Basic Features of the HEP Supercomputer,” http:// www-ee.eng.hawaii.edu/˜nava/HEP/introduction.html, pp. 1-2.
“The MOVE Concept,” http://ce.et.tudelft.nl/MOVE/section3.2.html, pp. 1-2.
“Simultaneous Multithreading Project,” http:// www.cs.washington.edu/research/ smt/index.html, pp. 1-7.
“Introduction to Multithreading, Superthreading and Hyperthreading,” http://arstechnica.com/paedia/h/hyperthreading/hyperthreading-1.html, pp. 1-5.
“Basic Features of the HEP Supercomputer,” www-ee.eng.hawaii.edu/˜nava/HEP/introduction.html, pp. 1-2.
“The MOVE Concept,” ce.et.tudelft.nl/MOVE/section3.2.html, pp. 1-2.
“Simultaneous Multithreading Project,” www.cs.washington.edu/research/ smt/index.html, pp. 1-7.
“Introduction to Multithreading, Superthreading and Hyperthreading,” arstechnica.com/paedia/h/hyperthreading/hyperthreading-1.html, pp. 1-5.
Glossner C. John
Hokenek Erdem
Moudgill Mayan
Pan Daniel H.
Ryan & Mason & Lewis, LLP
Sandbridge Technologies Inc.
LandOfFree
Method and apparatus for register file port reduction in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for register file port reduction in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for register file port reduction in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3465503