Patent
1995-07-14
1998-02-10
Treat, William M.
395855, G06F 1328
Patent
active
057178941
ABSTRACT:
A method and apparatus which enhances computer system performance in systems that incorporate a cache system that requires a first non-zero number of wait states and a memory system write buffer that requires a second lesser number of wait states. The present invention reduces or eliminates wait states that are otherwise required during write cycles in prior art designs without adding cost. During burst writes to data entries cached in the second level cache system, a cache protocol is used whereby the cache controller snoops the respective addresses which are the target of the burst write cycle out of the cache system, i.e., marks the respective cache line invalid. This effectively eliminates the data from the cache at the beginning of the burst write cycle. Since the data has now been marked invalid, the cache line is not required to be updated. Thus, the second level cache system effectively behaves as a write through cache system on these bursted writes, and the bursted writes pass through the cache system directly to the zero wait state write buffer in the memory controller. Therefore, the present invention increases system performance by reducing the write latency and thus improves the overall memory bandwidth of the processor.
REFERENCES:
patent: 5097532 (1992-03-01), Borup et al.
patent: 5119485 (1992-06-01), Ledbetter et al.
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5307473 (1994-04-01), Tsuboi et al.
patent: 5325499 (1994-06-01), Kummer et al.
patent: 5325503 (1994-06-01), Stevens et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5327545 (1994-07-01), Begun et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5359723 (1994-10-01), Mathews et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5513143 (1996-04-01), McClure
Intel; 82385 High Performance 32-Bit Cache Controller; Oct. 1987; pp. 2-11 Order No.: 290143-002.
Chi-Hung Chi et al.; Improving Cache Performance by Selective Cache Bypass; System Sciences, 1989 Annual Hawaii Int'l. Conference, vol. I; 1989; pp. 277-285.
Coulter Kenneth R.
Dell USA L.P.
Garrana Henry N.
Kahler Mark P.
Roberts Diana L.
LandOfFree
Method and apparatus for reducing write cycle wait states in a n does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing write cycle wait states in a n, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing write cycle wait states in a n will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2086282