Boots – shoes – and leggings
Patent
1994-08-08
1996-01-02
Lall, Parshotam S.
Boots, shoes, and leggings
395375, 364DIG1, 364DIG2, G06F 1500
Patent
active
054817480
ABSTRACT:
The invention discloses a method and apparatus for solving a wide range of numerical problems that use N processing elements operating in parallel.
To find the solution for a given problem relating to a given function function N points are selected in a determined interval wherein resides the solution. Such interval is known as the initial search interval and it is determined according to said given problem. Once the N points are selected the search interval is divided into smaller sub-intervals. The N processing elements are used to perform evaluations of the function at each of the N selected points, whereby the criteria for said evaluations are also determined according to said given problem. The results of the evaluations are used to determine the next search interval that is smaller than the previous one. The new search interval is divided into smaller parts in the same fashion as described above and further function evaluations are performed at given selected points. The aforementioned steps are repeated until the search interval is reduced to a predetermined size which is also defined according to said given problem. At this point the solution for said given problem can be selected from this last search interval known as the final interval. The apparatus for the present invention uses N processing elements operating in parallel to perform evaluations of the given function at selected points. When the invention is applied in digital computers for solving numerical problems involving a floating point domain, where points are represented by binary numbers according to a given pattern, selection of the N points in the search interval is implemented by a series of assemblers that build binary numbers.
REFERENCES:
patent: 4089059 (1978-05-01), Miller et al.
patent: 4213188 (1980-07-01), Smolko et al.
patent: 4309761 (1982-01-01), Reach et al.
patent: 4381554 (1983-04-01), Reach et al.
patent: 4774685 (1988-09-01), Samuels
patent: 5025408 (1991-06-01), Sherman
patent: 5047973 (1991-09-01), Steiss et al.
patent: 5159567 (1992-10-01), Gobert
patent: 5185714 (1993-02-01), Nakayama
patent: 5274832 (1993-12-01), Khan
Mesh Computer Algorithms for Computational Geometry, IEEE 1989 publication pp. 321-340, by Miller et al.
Cunto Walter B.
Goncalves Jorge H.
Gonzalez Floyd A.
International Business Machines - Corporation
Lall Parshotam S.
Maung Zarni
Schiller Blanche E.
LandOfFree
Method and apparatus for reducing the processing time required t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing the processing time required t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing the processing time required t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-245053