Method and apparatus for reducing substrate bias voltage drop

Details Method and apparatus for reducing substrate bias voltage drop Method and apparatus for reducing substrate bias voltage drop

2000-08-30

2004-09-07

Pert, Evan (Department: 2829)

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

C327S534000

Reexamination Certificate

active

06788552

ABSTRACT:

BACKGROUND OF THE INVENTION
The invention relates to semiconductor devices and more particularly to a method and apparatus for reducing bias voltage drops within a substrate.
DESCRIPTION OF THE RELATED ART
Semiconductor devices which perform various functions are constructed on semiconductor substrates using a variety of techniques. The integrated circuits are generally constructed on the upper, active surface of a substrate or semiconductor wafer. It is common to provide a substrate bias voltage Vbb via a plurality of well plugs, such as P-well plugs. The Vbb bias voltage is typically provided by a voltage regulator or a charge pump. The well plugs are electrically connected with the substrate through respective diffusion regions. The substrate bias voltage Vbb is used to control the threshold voltage Vt of various transistors formed in the substrate and maintain a substantively uniform Vt from transistor to transistor. If the substrate voltage Vbb differs across the area of the substrate due to voltage drops it changes the threshold voltage Vt characteristics of nearby transistors causing the transistors to switch inappropriately.
It is known in the art to maintain a stable substrate bias voltage Vbb over a large area of the substrate by spacing the well plugs close together, however this occupies large substrate real estate. It is also known to use a heavily doped substrate with a lightly doped epitaxial layer to help stabilize the substrate voltage; however such processes are expensive. It would be desirable to have a semiconductor device and method of making the same that cost effectively reduces bias voltage Vbb drop across the substrate, and which also reduces the number of P-well plugs required to supply the bias voltage Vbb over a given substrate area.
SUMMARY OF THE INVENTION
The invention provides a conductive layer secured to a backside of a semiconductor substrate to help maintain a more uniform level of bias voltage within the substrate. The substrate has transistors fabricated on its upper, active side and has P-well plugs on the upper, active side that electrically couple Vbb voltage from a Vbb voltage source to the substrate. The conductive layer can be a conductive metallic layer, a conductive paste, a conductive polymeric film, or a conductive metallic film and provides a path for removing unwanted voltage or noise from the substrate to help maintain a uniform Vbb voltage throughout the substrate. As a consequence, a more uniform bias voltage Vbb is provided within the substrate and in particular in the proximity of the transistors and thus the number of P-well plugs used to supply the Vbb voltage can be reduced. The backside conductive layer may optionally be directly connected to a Vbb bias source.
Different materials and methods are disclosed for forming and/or securing the conductive layer to the backside of the substrate. In one exemplary embodiment the conductive layer is a metallic layer, which may optionally extend beyond the backside of the substrate to provide an area for a wire bond connection to the Vbb bias source. In other exemplary embodiments the conductive layer may be formed as a cureable conductive paste, a conductive polymeric film, or a thin conductive metal film.


REFERENCES:
patent: 5317107 (1994-05-01), Osorio
patent: 5753958 (1998-05-01), Burr et al.
patent: 5773328 (1998-06-01), Blanchard
patent: 5981318 (1999-11-01), Blanchard
patent: 6048746 (2000-04-01), Burr
patent: 6061267 (2000-05-01), Houston
patent: 6064116 (2000-05-01), Akram
patent: 6091140 (2000-07-01), Toh et al.
patent: 6147857 (2000-11-01), Worley et al.
patent: 6218708 (2001-04-01), Burr
patent: 6406938 (2002-06-01), Rodenbeck et al.
patent: 2002/0055246 (2001-12-01), Jiang et al.
Intel, 2000 Packaging Databook, posted on-line at http://search.intel.com Feb. 1, 2000, pp. 3-1 through 3-8.*
Intel, 1998 Packaging Databook, posted on-line at http://search.intel.com Jan. 31, 2000, p. 1 of Glossary.*
Shah et al., “Cyanate Ester Die Attach Material For Radiation Hardened Electronic Packages”, 3rd International Conference on Adhesive Joining & Coating Technology in Electronic Manufacturing, Binghamton, NY, Sep. 1998., 6 pages.*
R.F. Graf, Modern Dictionary of Electronics, 7thEdition, 1999, Newnes, p. 53.

Affiliated with

Also associated with

Rating

Method and apparatus for reducing substrate bias voltage drop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing substrate bias voltage drop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing substrate bias voltage drop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3200952