Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
1998-09-11
2001-12-11
Kim, Jung Ho (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S390000, C327S589000
Reexamination Certificate
active
06329874
ABSTRACT:
BACKGROUND
1. Field
An embodiment of the present invention relates to integrated circuits, and more particularly, to a method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode.
2. Discussion of Related Art
With the scaling of semiconductor process technologies, threshold voltages of semiconductor circuits are typically being reduced with reductions in supply voltages in order to maintain circuit performance. Lower transistor threshold voltages lead to significant increases in leakage current due to the exponential nature of sub-threshold conductance. Higher leakage currents lead to increased power dissipation which is undesirable for many semiconductor circuit applications. Higher leakage currents can be particularly problematic for mobile and handheld applications, for example.
One approach to addressing this issue has been to use multi-threshold voltage complementary metal oxide semiconductor (MTCMOS). An example of one MTCMOS scheme is shown in FIG.
1
. In the MTCMOS approach of
FIG. 1
, low threshold voltage transistors are used for an internal circuit block
105
which is coupled to virtual power supply lines VVD and/or VGD. One or more higher threshold voltage transistors H
1
and/or H
2
are coupled in series between the internal circuit block
105
and the power supply lines VDD and/or GND, respectively. A standby signal STDBY and its complement STDBY#, which are used for active and standby mode control of the internal circuit block
240
, are coupled to the gates of H
1
and H
2
, respectively.
When STDBY is low, the internal circuit block
105
is in an active mode and H
1
and H
2
are turned on. VVD and VGD then function as the power supply lines for the internal circuit block
105
. When STDBY is high, the internal circuit block
105
is in a standby mode and H
1
and H
2
are turned off. Leakage current of the internal circuit block
105
is suppressed due to the high threshold voltages of H
1
and H
2
.
A disadvantage of this approach is that the higher threshold voltage devices H
1
and H
2
compromise the performance of the internal circuit block
105
. Additionally, to maintain a low voltage drop between the power supply lines VDD and GND and the virtual power supply lines VVD and VGD, respectively, the linking devices H
1
and H
2
should be very large to reduce their resistance. Also, semiconductor processing of MTCMOS circuits is complicated by the need to provide transistors having multiple threshold voltage on the same integrated circuit die.
Another technique to reduce circuit leakage current uses substrate body bias to vary the threshold voltage of transistors in a circuit block for different modes. In this approach, during an active mode, a control circuit applies a voltage to the transistor bodies to zero- or reverse-bias the bodies with respect to the transistors. Upon entering a standby mode, the control circuit changes the substrate bias voltage to cause a reverse bias or deepen an existing reverse bias in the transistor bodies. In this manner, the threshold voltages of the transistors are increased during the standby mode to reduce or cut off leakage current.
A disadvantage of this approach is that a large change in body bias is required to change the transistor threshold voltages by even a small amount. Further, when changing from active mode to standby mode and vice versa, huge capacitances in transistor wells are switched from one voltage to another. Thus, significant power is dissipated during each mode transition.
SUMMARY OF THE INVENTION
A method and apparatus for reducing standby leakage current using a leakage control transistor that receives boosted gate drive during an active mode are described.
For one embodiment, a circuit includes a leakage control transistor coupled to receive a supply voltage and to be coupled in series with an internal circuit block that performs a particular function. The circuit further includes a gate drive circuit to apply a boosted gate drive voltage to a gate of the leakage control transistor during an active mode of the internal circuit block and to apply a standby voltage to the gate during a standby mode of the internal circuit block.
Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.
REFERENCES:
patent: 4894558 (1990-01-01), Conkle et al.
patent: 5107230 (1992-04-01), King
patent: 5216289 (1993-06-01), Hahn et al.
patent: 5491429 (1996-02-01), Gasparik
patent: 5537060 (1996-07-01), Baek
patent: 5614847 (1997-03-01), Kawahara et al.
patent: 5617043 (1997-04-01), Han et al.
patent: 5751651 (1998-05-01), Ooishi
patent: 5773999 (1998-06-01), Park et al.
patent: 5781062 (1998-07-01), Mashiko et al.
patent: 5801576 (1998-09-01), Ooishi
patent: 5852579 (1998-12-01), Arcoleo et al.
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 5889415 (1999-03-01), Parkinson
patent: 5929687 (1999-07-01), Yamauchi
patent: 6031778 (2000-02-01), Makino et al.
patent: 6034563 (2000-03-01), Mashiko
Thompson, et al.; “Dual Threshold Voltages and Substrate Bias: Keys to High Performance, Low Power, 0.1 um Logic Designs”;1997 Symposium on VLSI Technology Digest of Technical Papers; 1/97; pp. 69-70.
Kawaguchi, et al.; “A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current”;IEEE International Solid-State Conference; Paper FP 12.4; 1/98; pp. 192-193.
Mutoh, et al.; “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”;IEEE Journal of Solid State Circuits; vol. 30, No. 8 8/95; pp. 847-854.
Halter, et al.; “A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits”;IEEE Custom Integrated Circuit Conference; 8/97; 4 pages.
Kuroda, et al.; “A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme”;IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996; pp. 1770-1779.
De Vivek K.
Ye Yibin
Faatz Cynthia T.
Intel Corporation
Kim Jung Ho
LandOfFree
Method and apparatus for reducing standby leakage current... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing standby leakage current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing standby leakage current... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2571156