Boots – shoes – and leggings
Patent
1995-12-29
1999-03-09
Teska, Kevin J.
Boots, shoes, and leggings
36478405, G06F 1750
Patent
active
058809686
ABSTRACT:
Power reduction is achieved either statically or dynamically within domino logic circuits. For static power reduction, representative input signals to the logic circuit are analyzed and any variation from purely random signals is detected. The domino circuit is then configured, if possible, to utilize less power for input signals having a higher probability of being received. As an example, a domino adder circuit is configured with predischarged carry nodes, rather than precharged carry nodes, individual logic cells to exploit input signals which often include numerous leading zeros. For dynamic power reduction, actual individual input signals are analyzed to determine whether power reduction can be achieved by either selecting between two preconfigured domino circuits or by modifying the input signals prior to routing through a single domino logic circuit. In the latter case, inversion of the input signals may result in power savings. In a specific example, a domino adder is provided. The input signals are analyzed to determine the percentage of pairs of ones or zeros in the input signals. If primarily composed of zeros, the input signals are routed through a domino circuit configured with logic cells with predischarged carry nodes. If the input signals are primarily ones, the signals are inverted, then routed through the domino circuit. Method and apparatus embodiments of the invention are described.
REFERENCES:
patent: 5208489 (1993-05-01), Houston
patent: 5406506 (1995-04-01), Jiasheng et al.
patent: 5483181 (1996-01-01), D'Souza
patent: 5487025 (1996-01-01), Partovi et al.
patent: 5612638 (1997-03-01), Lev
Yuan et al., "New domino logic precharged by clock and data," Electronics Letters, vol. 29, No. 25, pp. 2188-2189, Dec. 9, 1993.
Hashemian, "A Fast Carry Propagation Technique for Parallel Adders," IEEE Midwest Symposium--Circuits And Systems pp. 456-459, 1990.
Dhong et al., "High Speed CMOS POS PLA using Predischarged or Array and Charge Sharing And Array," IEEE Trans. on Ckts And Sys., vol. 39, No. 8, pp. 557-564, Aug. 1992.
Lu et al., "A Bit-Level Pipelined Implementation of a CMOS Multiplier-Accumulator Using A New Pipelined Full-Adder Cell Design," 1989 Int'l Conf.
On Computers And Communications, pp. 49-52.
"A 200-MHz CMOS Pipelined Multiplier-Accumulator Using A Quasi-Domino Dynamic Full-Adder Cell Design"--Fang Lu and Henry Samueli IEEE Journal of Solid-State Circuits, vol. 28, No. 2, Feb. 1993. pp. 123-132.
"BiCMOS Dynamic Full Adder Circuit for High-Speed Parallel Multipliers" H.P. Chen. H.J. Liao and J.V. Kuo Electronics Letters 4th Jun. 1992 vol. 28 No. 12, pp. 1124-1126.
"A BiCMOS Dynamic Carry Lookahead Adder Circuit for VLSI Implementation of High-Speed Arithmetic Unit" J.B. Kuo, H.J. Liao and J.P. Chen IEEE Journal of Solid-State Circuit, vol. 28, No. 3, Mar. 1993, pp. 375-378.
Garbowski Leigh Marie
Intel Corporation
Teska Kevin J.
LandOfFree
Method and apparatus for reducing power usage within a domino lo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing power usage within a domino lo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing power usage within a domino lo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1327716