Method and apparatus for reducing power in on-chip tag SRAM

Details Method and apparatus for reducing power in on-chip tag SRAM Method and apparatus for reducing power in on-chip tag SRAM

1994-03-15

1995-07-04

Nguyen, Viet

Static information storage and retrieval

Powering

Conservation of power

365226, 365196, 365193, 3652335, G11C 700

Patent

active

054306833

ABSTRACT:
A method and apparatus for conserving power in a tag SRAM. The present invention includes circuitry for placing the tags of the tag SRAM in a reduced power consumption state. The present invention also includes circuitry to power up the tag SRAM out of the reduced power consumption state while maintaining the integrity of the data stored in the tags.

REFERENCES:
patent: 4932001 (1990-06-01), Chow et al.
patent: 5325335 (1994-06-01), Ang et al.

Affiliated with

Also associated with

Rating

Method and apparatus for reducing power in on-chip tag SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for reducing power in on-chip tag SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing power in on-chip tag SRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-765769