Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – Having selection between plural continuous waveforms
Reexamination Certificate
2006-06-27
2006-06-27
Tan, Vibol (Department: 2819)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
Having selection between plural continuous waveforms
C327S544000, C327S141000, C326S093000
Reexamination Certificate
active
07068080
ABSTRACT:
Method and apparatus for reducing power consumption within a logic device is described. A logic device comprises a clock gate and a flip-flop. The clock gate includes a clock enable terminal and a clock terminal. The flip-flop includes an input terminal, an output terminal, and a configuration terminal. The flip-flop is coupled to the clock gate. The flip-flop is configurable to trigger on at least one of a rising edge and a falling edge of a clock signal. The clock gate controllably gates the clock signal coupled to the clock terminal.
REFERENCES:
patent: 3976949 (1976-08-01), Hepworth et al.
patent: 5811987 (1998-09-01), Ashmore et al.
patent: 5818273 (1998-10-01), Orgill et al.
patent: 5844844 (1998-12-01), Bauer et al.
patent: 5883529 (1999-03-01), Kumata et al.
patent: 6072348 (2000-06-01), New et al.
patent: 6204695 (2001-03-01), Alfke et al.
patent: 6348828 (2002-02-01), Barnes
patent: 6466049 (2002-10-01), Diba et al.
patent: 6472904 (2002-10-01), Andrews et al.
patent: 6556043 (2003-04-01), Garcia
Tomas Lang et al.; “Individual Flip-Flops with Gated Clocks for Low Power Datapaths”; IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing: vol. 44, No., 6; Jun. 1987; pp. 507-516.
A. Gago et al.; “Reduced Implementation of D-Type DET Flip-Flops”; IEEE Journal of Solid-State Circuits; vol. 28, No. 3; Mar. 1993; pp. 400-402.
Antonio G.M. Strollo et al.; “Analysis of Power Dissipation in Double Edge-Triggered Flip-Flops”; IEEE Transactions on Very Large Scale Integration (VLSI) Systems; vol. 8, No. 5; Oct. 2000; pp. 624-629.
Kanzaki Kim
Tan Vibol
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Method and apparatus for reducing power consumption within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for reducing power consumption within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for reducing power consumption within a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3651041